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Abstract 
Self-consistent Monte Carlo simulation studies of n-channel Si/SiGe modulation doped field 
effect transistors (MODFETs) and silicon-on-insulator lateral bipolar junction transistors (SOI-
LBJTs) are reported in this thesis. 
As a preliminary to the device studies Monte Carlo simulations of electron transport 
in bulk Si strained as if grown on Sio.77Geo.23 and Sio.55Geo.45 substrates have been carried 
out at 300 K, for field strengths varied from 10'' to 2 x 10^  Vm~^ The calculations indicate 
an enhancement of the average electron drift velocity when Si is tensilely strained in the 
growth plane. The enhancement of electron velocity is more marked at low and intermediate 
electric fields, while at very high fields the velocity saturates at about the same value as 
unstrained Si. In addition the ensemble Monte Carlo method has been used to study the 
transient response to a stepped electric field of electrons in strained and unstrained Si. The 
calculations suggest that significant velocity overshoots occurs in strained material. 
Simulations of n-channel Si/Sii-xGe^ MODFETs with Ge fractions of 0.23, 0.25, and 
0.45 have been performed. Five depletion mode devices with x = 0.23 and 0.25 were stud-
ied. The simulations provide information on the microscopic details of carrier behaviour, 
including carrier velocity, kinetic energy and carrier density, as a function of position in the 
device. Detailed time-dependent voltage signal analysis has been carried out to test device 
response and derive the frequency bandwidth. The simulations predict a current gain cut-off 
frequency of 60 ± 10 GHz for a device with a gate length of 0.07 /nm and a channel length 
of 0.25 fj,m. Similar studies of depletion and enhancement mode n-channel Si/Sio.55Geo.45 
MODFETs with a gate length of 0.18 fim have been carried out. Cut-off frequencies of 
60± 10 GHz and 90 ± 10 GHz are predicted for the depletion and enhancement mode devices 
respectively. 
A Monte Carlo model has also been devised and used to simulate steady state and tran-
sient electron and hole transport in SOI-LBJTs. Four devices have been studied and the 
effects of junction depth and silicon layer thickness have been investigated. The advantage of 
the silicon-on-insulator technology SOI device is apparent in terms of higher collector current, 
current gain, and cut-off frequency obtained in comparison with an all-silicon structure. The 
simulations suggest that the common-emitter current gain of the most promising SOI-LBJT 
structure considered could have a cut-off frequency approaching 35 ± 5 GHz. 
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Chapter 1 
Introduction 
Despite the superior high-speed performance of transistors based on I I I -V materials, sil-
icon is still the dominant semiconductor in modern microelectronics, with applications 
that can be found in both discrete devices and monolithic integrated circuits (ICs). 
A metal-oxide-semiconductor field-effect transistor (MOSFET) is a building block of 
VLSI circuits in microprocessors and dynamic memories. The n-type device involves 
controlling the current flow through a channel whilst a thin layer of Si02 is used to 
separate the gate electrode and p-silicon. Complementary MOSFET (CMOS) technol-
ogy, which combines both n-channel and p-channel MOSFETs, provides very low power 
consumption combined with high speed. The performance and packing density of VLSI 
circuits is still improving as a result of the continuing miniaturisation of MOSFETs 
and advances in circuit fabrication techniques. However, enhancement of submicron 
device performance by reducing device size is facing more and more difficulties [1,2]. 
As a result, several new device concepts and new technologies have been developed 
in recent years in order to overcome or circumvent the problems. Two devices are 
investigated in this thesis, which might play an important role when the down-scaling 
of critical device dimensions is no longer an affordable option for bulk production. 
Strain has the effect of changing the band structure and other parameters of a mate-
rial so that i t has different electronic properties and this provides a method of tailoring 
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device performance. It is possible to fabricate an n-channel MODFET structure, in 
which a thin silicon channel is under tensile strain as a result of growing it in a thin 
layer on a silicon-germanium alloy. The tensile strained Si provides a confining channel 
for the electrons. In addition the strain-induced splitting of the Si conduction band 
valleys means that the conductivity effective mass is effectively reduced and intervalley 
scattering is suppressed, resulting in an enhanced electron mobility. I t is also possible 
to achieve spatial separation of the electrons from the ionised donors which supply 
them by only doping the structure away from the channel. This has the advantage of 
reducing ionised impurity scattering of the electrons. Due to these effects, modulation 
doped and strained Si/Sii_a;Gej; {x < 0.5) structures have been shown to exhibit high-
electron mobility, and hence have considerable potential for the development of fast 
Si-based MODFETs. 
Field-effect transistors are used in the majority of VLSI circuits, but bipolar tran-
sistors are valuable in applications requiring high speed, high current and lower inte-
gration levels than state of the art circuits. Devices that take advantage of both the 
high current-drive capability of high speed bipolar transistors and the mass production 
techniques of CMOS technology are particularly attractive. Bipolar junction tran-
sistors with an unconventional lateral geometry can be incorporated into integrated 
circuits with only minor modifications to CMOS processing. In particular the use of 
silicon-on-insulator for lateral bipolar devices permits simple circuit integration and 
results in very small junction capacitances, ease of isolation, and a CMOS-like device 
area. These features are particularly attractive for dense high-performance CMOS-type 
applications. 
Carrier transport in submicron semiconductor devices is complicated by the rapid 
spatial and temporal variations in electric fields and associated carrier dynamics that 
can occur. The modelling of such devices requires physics-based simulators that can 
provide a realistic description of non-equilibrium carrier transport. The advantage of 
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accurate device simulation based on firm physical foundations is that it can be con-
sidered as a form of experiment, which can be carried out much faster and with less 
expense than real experimental investigation. Furthermore, computer simulation pro-
vides a wealth of microscopic detail and the potential for a deep physical interpretation 
of the results that can point the way to enhancements in device performance. 
This thesis is concerned with the modelling of electron transport in n-channel 
strained Si/Sii-^Gex MODFETs with Ge contents of 0.23, 0.25, and 0.45 and elec-
tron and hole transport in silicon-on-insulator lateral bipolar transistors (SOI-LBJTs). 
For both types of device the self-consistent ensemble Monte Carlo method is used. The 
thesis is organised as follows: 
1.1 Structure of the thesis 
Chapter 2 
Chapter 2 describes the elastic and electronic properties of Si and SiGe alloys, with 
particular emphasis on the effects of strain on the electronic band structure, and the 
transport properties of carriers, and how the effects can be utilised in high performance 
devices. The two types of transistors which are the subject of study, the modulation 
doped field-effect SiGe transistor (MODFET) and the lateral bipolar junction transis-
tor (LBJT), are also introduced. 
Chapter 3 
In this chapter, the Boltzmann transport equation (BTE) is introduced as a semiclas-
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sical description of charge carrier transport in semiconductors. The Monte Carlo (MC) 
method is also introduced as a numerical method of solving the BTE by tracking the 
trajectories of particles representative of electrons and holes which move through a 
device under the influence of the local electric field and the stochastic scattering by 
phonons, impurities and alloy disorder. The chapter concludes with a description of 
the use of the Monte Carlo model for the device simulations which produce the results 
presented in Chapter 4 and 5. 
Chapter 4 
Chapter 4 presents the results of simulations of n-channel strained Si/Sii-ajGcx MOD-
FETs using the self-consistent ensemble Monte Carlo method. The devices studied 
can be categorised as being in two groups according to their Ge content. The mod-
erately strained devices have a Ge fraction x = 0.23 or 0.25 and the highly strained 
devices have x = 0.45. Macroscopic device characteristics and parameters, such as the 
drain current-drain voltage curve and, the transconductance (gm) are obtained from 
the simulations. The simulations also provide information on the microscopic details of 
carrier behaviour, including carrier velocity, kinetic energy and density as a function of 
position in the device, facilitating a thorough analysis of the mechanisms determining 
device performance. The device response to a time-dependent voltage signal has also 
been simulated to derive the frequency bandwidth for various geometries. 
Chapter 5 
In this chapter, we report how a Monte Carlo simulation has been devised and used 
to model steady state and transient electron and hole transport in SOI-LBJTs. Four 
devices are studied in order to investigate the effects of junction depth and silicon layer 
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thickness. Simulations have also been carried out to investigate the high frequency 
performance of the devices. 
Chapter 6 
Conclusions drawn from this work are presented in Chapter 6 and suggestions are made 
for further study. 
Chapter 2 
Si/Ge Materials 
2.1 Introduction 
To overcome the physical limits on the speed of the field effect transistor while main-
taining compatibility with conventional integrated circuit fabrication processes, several 
innovations have been developed in recent years. In particular Si/SiGe heterostruc-
tures have been introduced as a promising method for improving device speed without 
reduction of device size while solving a number of other problems encountered in MOS-
FETs [1,2]. Much recent research in Si/Sii_iGei; heterostructures has had the aim of 
obtaining higher hole and electron mobilities through strain-induced band splitting, 
and enhanced mobilities in both n-channel and p-channel devices have been reported 
in recent years [3,4]. Fabrication processes for Si/SiGe devices are quite compatible 
with those routinely used in Si ICs, in contrast to the situation with I I I -V compound 
devices [5]. Hence, mobility-enhanced field-effect transistors based on SiGe could not 
only fit well into the area of mainstream microelectronics, but might also provide the 
performance advantage that may ultimately be decisive when the down-scaling of crit-
ical device dimensions is no longer an affordable option for bulk IC production. 
The physics of Si/SiGe materials that is relevant to the operation of the devices and 
to the simulation model that we use to investigate them is presented in this chapter. 
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In Section 2.2 the basic properties of Si, Ge and the alloy Sii_i;Gei in the bulk are 
briefly introduced and then the effect of strain on the band structure, eflFective masses, 
and mobilities of Si and Si i_iGei are described. A knowledge of the band alignment of 
a Si/Sii_-rGea; heterojunction is also required to describe in quantitative terms the con-
trol of carrier transport in the heterostructures, and information on this is also given in 
Section 2.2. The basic concept of the field-effect transistor and the technique of mod-
ulation doping are introduced in Sections 2.3 and 2.4 respectively. Also in Section 2.4, 
we describe how the changes due to the strain-induced band structure can be used to 
tailor device performance. Section 2.5 deals with the use of heteroj unctions and strain 
in specific n-Si/Sii_j;Gea; MODFETs. The basic operation of the silicon-on-insulator 
bipolar transistor (SOI LBJT) is described in Section 2.6. 
2.2 Properties of Si/Sii_a;Ge3; structures 
Si and Ge are indirect bandgap materials and the fundamental bandgap of Sii_3;Gei 
alloys is also indirect for all compositions. The conduction band edge minima are sixfold 
degenerate in Si, where they are located along the [100] directions near the X-points of 
the Brillouin zone and are referred to as A-minima. In Ge, the conduction band edge 
minima are located right at the Brillouin-zone edge in the [111] directions (L-minima). 
In Si, the six equivalent minima of the conduction band are ellipsoids of revolution and 
therefore are characterised by different effective masses in the various directions. There 
is a longitudinal mass m; = 0.91mo, which describes the curvature in the major axis 
direction, and a transverse mass rrit = O.lQmo, which relates to the two minor axes. 
For Ge, there are eight half ellipsoids equivalent to four complete ellipsoids in the 
periodic zone scheme, which have a transverse mass of rrit = 0.82mo and a longitudinal 
mass of mi = 1.64mo. According to the work of Braunstein et al. [6], the lowest lying 
conduction bands cross over in the alloy from the A Si-like states to the L Ge-like 
states for a Ge content of 85 %. Consequently, the conduction band structure of bulk 
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SiGe alloy is Si-like for a wide range of alloy compositions. 
According to Vegard's law, the lattice constant of unstrained Sii-iGca; is given by 
a(x)sn_,Ge. = (1 - x)asi + xace (2.1) 
That is, the lattice constant of Sii-xGca; can then be varied in a continuous fashion 
from that of Si to Ge. Note that the lattice constant a{x) of the Sii-xGe^ alloy is 
bigger than that of Si since asi = 5.430 A and aoe = 5.650 A. 
2 . 2 . 1 Pseudomorphic epitaxial layers 
Consider the effect of attempting to grow an epilayer of a material with cubic crystal 
structure and lattice constant agpi on a substrate with the same type of crystal structure 
but a different lattice constant asub- Our attention is restricted to the growth along 
the (100) axis of the crystal. The lattice mismatch is described by a misfit parameter 
/m as: 
= "'^P' ~ (2.2) 
O-sub 
where Ugpi is the lattice constant of the epitaxial layer (or epilayer) and Usub is the 
lattice constant of the substrate. A match between the two crystalline structures can 
be achieved only if one or both crystals are elastically strained. In general, the substrate 
is much thicker than the growing epitaxial film, and then it is the atoms of the epitaxial 
layer that must be displaced. If < 0 there is an in-plane (biaxial) tensile strain in 
the epilayer and also the lattice constant normal to the plane is reduced. Alternatively, 
if fm > 0 there is an in-plane (biaxial) compression of the epilayer and tensile strain 
normal to the plane. In both cases there is a tetragonal distortion of the cubic unit 
cell of the epilayer crystal structure as schematically illustrated in Figure 2.1. When 
the epilayer grows with this type of simple elastic distortion of the crystal structure, 
without the appearance of dislocations, the growth is said to be pseudomorphic. 
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2.2.2 Critical Thickness 
The basic understanding of the growth of pseudomorphic layers was first provided by 
Prank and van der Merwe [7] but a more complete analysis of the growth of lattice-
mismatched layers was performed by Matthews and Blakeslee [8]. They pointed out 
that the growth of a sufficiently thin epitaxial layer, whose lattice constant is close to 
but not equal to the lattice constant of the substrate, may give rise to a coherently 
strained layer as opposed to a polycrystalline or amorphous layer. In particular, there 
exists a critical thickness {he) of the epilayer below which the film is thermodynami-
cally stable and no misfit dislocations exist in the interface. For layers with thickness 
above he, misfit dislocations become energetically favourable and provide partial strain 
relaxation of the film, the degree of which increases with increasing layer thickness. 
According to the theory of Matthews and Blakeslee (MB) [8], the critical thickness can 
be calculated from [9]: 
where b is the Burgers vector, u is Poisson's ratio, ^  is the angle between the dislocation 
line and the Burgers vector, bi = bcos/3, q is the core cut-off parameter, which is taken 
to be equal to 6i, and pc is the core energy parameter. Note that the formula does not 
take account of the interactions between dislocations and a more rigorous calculation 
of he has been performed by Jain et al. [9]. Nonetheless, accurate predictions of he 
differ only slightly from the values obtained from Equation 2.3. 
Thus, when a layer of Sii_a;Gea; is grown on a Si substrate, i t becomes compressively 
strained with the lattice symmetry changing from cubic to tetragonal if the growth is 
pseudomorphic. On the other hand, if the layer thickness is above the critical thickness, 
there are misfit dislocations and other defects and the carrier mobility in the material 
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Figure 2.1: A material with a lattice constant Ogpi grown on a substrate 
with a lattice constant Usub'- a) a < Usub b) a > agub 
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Figure 2.2: Schematic illustration of (a) Separate layers at equilibrium. 
There is a 4.2% difference in the lattice constant of Si and Ge. Thus when a 
layer of Sii-xGe^ is grown on top of Si, it has a bulk relaxed lattice constant 
which is larger than Si. (b) If a layer grown is below the critical thickness it 
becomes strained with the lattice symmetry changing from cubic to tetrago-
nal, (c) If the layer thickness is above the critical thickness, misfit dislocations 
appear, which act to relieve the strain in the epitaxial film. 
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is reduced by the high defect density, making it unsuitable for device applications. 
These two cases are illustrated in Figure 2.2. Figure 2.3 illustrates the opposite to 
Figure 2.2(b) in the sense that an epilayer of Si is grown on a SiGe substrate resulting 
in biaxial tensile strain. 
2.2.3 Effect of strain on band structure 
In this section, we examine the effect that strain in an epitaxial layer has on the elec-
tronic properties of the semiconductor. To this end, i t is important to know the strain 
tensor for the epitaxial layer. Once the strain tensor is known, the effect of strain on 
the band structure can be obtained from deformation potential theory. In the present 
work, the epitaxial semiconductor layer is biaxially strained in the plane of the sub-
strate by an amount e, and uniaxially strained in the normal direction by an amount 
e±. 
The definition of stress, strain and their relationship are discussed in many text-
books, e.g. Kittel [10], and only the essential points will be presented here. A strain 
within the elastic limit is defined by the components of a symmetric second-rank ten-
sor e: 
^« = 5 ( i ^ 5 | ' ' where . i = 1,2,3 (2.4) 
Note that the diagonal part en is the specific increment of length in direction i and the 
dilation 0 (the specific increment of the volume V) is simply the trace of e 
AV 
0= — =eu+e22 + £ 3 3 = Tr{e) (2.5) 
The nondiagonal elements of eij (z ^ j) correspond to shearing deformations. The 
stress-tensor a is defined by its components aij, where i,j = 1,2,3. According to 
2.2. Properties of Si/Sii-xGex structures 13 
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1 / 
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substrate 
Figure 2.3: Schematic diagram of an epitaxial film of Si grown on Sii-iGei 
under tetragonal distortion with in-plane biaxial tensile strain and out-of-
plane uniaxial compressive strain. 
Hooke's law, the stress-strain relations are 
(2.6) 
7,= ! 
where in the conventional reduced notation the values of fx and 77 have the meaning 1 = 
XX, 2 = yy, 3 = zz,4 ^ yz,5 = zx, 6 = xy and s^j, are the elastic compliance constants. 
The stress components can be written as a function of the strain components: 
6 
r,=l 
(2.7) 
where c^ ^ are the elastic stiffness constants. The energy is a quadratic function of the 
strain, and can be written as 
J 6 6 
(2.8) 
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where CA^J'S are related to the c's. For cubic systems, the elastic energy U simplifies to 
+ ezzexx. + e^xeyy) (2.9) 
The non-vanishing components of the stress tensor (cr(epi)) of the epitaxial layer 
are crxx{epi) and ayy{epi) with axxi^pi) = Oyy{epi). The independent stress-strain 
relations for the epitaxial layer are 
(Txxiepi) = cn{epi)exx{epi)+Ci2{epi)[eyy{epi)+e,,{epi)], 
CTzziepi) = cn{epi)s,,{epi)+ci2{epi)[exx{epi)+eyy{epi)] (2.10) 
with cii(epz) and c^iepi) being the elastic stiffness constants of the epitaxial layer. 
The in-plane strain [= = Syy) is defined for the epitaxial layer 
en 1 (2.11) 
Since there is no stress along the perpendicular direction, the perpendicular strain ex (e^^) 
can be written as 
= r ~ ^ N (2-12) 
where a is Poisson's ratio. 
Once the strain tensor is known, deformation potential theory can be used to cal-
culate the effect of the strain on the electronic band structure. Deformation potential 
theory describes the effect of strain in terms of deformation potentials which are ob-
tained for each band by experimental measurements of the band structure with applied 
stress. The strain perturbation Hamiltonian is defined and its effects are calculated in 
first order perturbation theory. Here, we will summarise the relevant results of that 
formalism. 
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There are three basic elements significantly affecting the band structure in strained 
films [11-14]; 
1 ) changes in bandgaps due to hydrostatic strain, 
2 ) removal of the degeneracy of states due to uniaxial strain, 
3 ) shift in the spin orbit split off (A^o) band. 
Hydrostatic strain shifts the average position of the conduction band, AEc,av, ac-
cording to the formula 
AV 
A^c,«. = o . - ^ (2.13) 
where the net change in volume of the unit cell AV/V — Tr{£) = 2e\\ -)- ej_ and is 
the hydrostatic deformation potential for the conduction band. Hydrostatic strain also 
shifts the average position of valence band, which can be expressed in a similar form 
to Equation 2.13. The general effect of hydrostatic strain is to increase the band gap 
with compressive strain and to decrease the gap with tensile strain. 
However, the strain in a pseudomorphic epitaxial layer has both hydrostatic and 
uniaxial components. For example, if silicon is grown pseudomorphically on Sii-xGcx, 
the in-plane lattice constant changes by Aa while the lattice constant in the growth 
direction changes by Aa_L where Aa^ = —Aa\\/a. The deformation does not retain the 
symmetry of the material as in the hydrostatic case, and the strain can be considered 
to be the sum of hydrostatic and uniaxial components. The effect of uniaxial strain on 
the six-fold A valleys of the degenerate conduction band of Si (and SiGe with a Si-like 
lower conduction band) is that the valley degeneracy is partly removed. The valleys 
split into two sets, one set being a doublet and the other a quadruplet as shown in 
Figure 2.4. Denoting the four equivalent in-plane axes by A4 and the two valleys on 
the axis parallel to the growth direction by A2 , the energy shifts are 
AE"" = { " ^^^^^^^ (2 14) 
— \'E^{e\\ — £i_) for the A4 valleys 
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Figure 2.4: (a) The constant energy surfaces of the conduction bands of 
silicon. There are six equivalent conduction bands located along the [100], 
[010], and [001] directions, (b) The constant energy surfaces of strained Si 
grown on a [001] Sii_iGei virtual substrate. The [001] conduction bands have 
shifted downwards in energy relative to the [010] and [100] bands, (c) The 
constant energy surfaces of strained Sii_iGea; grown on a [001] Si substrate. 
The [010] and [100] bands have shifted downwards in energy relative to the 
[001] bands. 
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Figure 2.5: (a) Valence band structure in the absence of strain, (b) effect of 
tensile in-plane strain, (c) as (b) but for compressive in-plane strained band 
structure 
where is the A-valley deformation potential. I f Si is grown on Sii_iGex, the Si is 
under biaxial tensile and uniaxial compressive strain and the two valleys in black in 
Pigure 2.4(b) have the lower energy. Note that the Ge content dependence of (in 
eV) for Sii-xGcj; is parameterised as [14 
H,t = 9.29 + 0.2188a; + 0.6912x'^ (2.15) 
The conduction band offset AEe is about 0.12 - 0.3 eV for a Ge fraction of 0.2 - 0.5. 
Pigure 2.4(c) shows the opposite case of the alloy epilayer on a Si substrate. 
The effect of the strain in an epilayer on the valence band is to remove the heavy-
hole and light-hole band degeneracy as illustrated in Pigure 2.5. I f the strain in the 
plane of the layer is compressive, the heavy-hole band is raised relative to the light-hole 
band; if tensile, the reverse occurs. For the former case, the in-plane effective mass of 
the heavy-hole band is relatively light [15], resulting in an improved hole mobility. In 
addition the interband scattering is reduced due to the lift ing of the heavy hole-light 
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hole band degeneracy. On the other hand, it is expected that the tensile in-plane strain 
will also increase the low-field hole mobility since most holes reside in the heavy-hole 
band in the bulk and interband scattering is suppressed when the bands are split by 
strain. 
2.2.4 Effect of strain on effective masses 
There are no experimental data available on electron masses of SiGe alloys [16]. The 
theoretical investigation using non-local pseudopotential calculations performed by 
Rieger et al. [14] shows that there are only small changes of the X-valley mass pa-
rameters due to strain and Ge content. Hence, the effect of strain on effective mass is 
not included in our Monte Carlo transport model. 
2.2.5 Effect of strain on mobilities 
The carrier mobility is one of the most important parameters of a semiconductor ma-
terial since the carrier velocity is proportional to the mobility for low electric fields. 
Al l other things being equal a transistor made from a higher mobility material will 
have a higher frequency response since carriers take less time to travel through the 
device. In addition, higher mobility materials imply lower resistances and lower RC 
time constants, again resulting in a higher frequency response. 
We have already noted that the strain in Si grown on SiGe removes some of the 
degeneracy of the A valleys in unstrained Si. A typical value for the splitting is 0.18 eV 
which is greater than 6kBT at room temperature. As a result, electrons preferentially 
occupy the two lower valleys (shown in black in Figure 2.4(b)) which have low in-plane 
masses. As the in-plane mass is much lower than the conductivity mass of bulk Si we 
might expect a substantial enhancement in mobility. In addition, the lower density of 
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states of the two valleys compared to the original six reduces the intervalley scattering 
and also acts to increase the electron mobility. 
The initial experimental attempts to realise the predicted enhancement of electron 
mobility due to the effects of strain on the band structure were severely impeded by 
the quality of the strain-adjusting buffer layers used in an effort to produce a SiGe 
substrate by growing relaxed material on a Si substrate. The best mobilities achieved 
as a result of these initial efforts reached a value close to 17 000 cm^V^^s"^ [17]. With 
better growth conditions and a breakthrough in reducing the defect densities of the 
Sii-xGci buffer layer, electron mobilities now exceed 500 000 cm^V~^s~^ at low tem-
perature [18]. The mobilities at room temperature have also been increased to almost 
3000 cm^V~^s"^ [3], which is more than a factor of 3 higher than that in conventional 
Si MOSFETs [19,20], and a factor of 2 higher than the (3D) mobility of intrinsic bulk Si. 
2.2.6 Band offset and band alignment 
A knowledge of band alignments is essential for informed device design. As well as the 
normal space charge effects that occur as a result of doping we must consider the band 
offsets that result from the use of different materials. In the lattice-matched case, it is 
necessary to know just the valence-band and conduction-band offsets, AE^ and AEc 
respectively. When there is a lattice mismatch, as for Si-Sii-iGca; heterostructures, 
we also need to know the shifts in bands that occur as a result of strain, including 
the strain splitting of the valence and conduction bands. In fact this information is 
often required for a range of different strain conditions, since there is generally some 
flexibility in the alloy compositions used in a particular device. 
To determine the band alignment for a given Sii_j,Gey-Si heterointerface it is 
necessary to know the band gaps of the strained layer constituents and either AEc or 
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Figure 2.6: Band offsets in (a) conduction band and (b) in valence band be-
tween a substrate of Sii_yGey and an active layer of Sii_iGei that is strained 
to match the substrate [14]. 
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AEy [21]. The energy gap of strained Sii-^Gej; is given by [21]: 
Eg{Sii-xGex) strained = Eg{Sii-xGex)unstrained (2.16) 
-^{cn + 2cn) x (1 - {cu/cn))-^ x e^x (2.17) 
where Cn, cu are elastic constants of unstrained S i i - iGej and dEg/dP is the hy-
drostatic pressure coefficient of the energy gap of unstrained Sii-xGe^. According to 
the calculation of Rieger and Vogl [14], the offset between the average energy of the 
valence-band edge in a strained Si i - iGej layer and an unstrained Sii-^Gcy layer can 
be expressed as: 
AE.^av = (0.47 - 0.067y){x - y) (2.18) 
The energy gap of the alloy Sii-^Ge^ can be obtained by interpolating the energy gap 
of Si and Ge as: 
EgiSh.yGey) = vEg^Ge) + y)Eg{Si) + yil - y)biSiGe) (2.19) 
where £'g(Si) = 1.12 eV, Eg{Ge) = 0.975 eV and b is the bowing parameter for the 
ternary alloy, which is taken to have the value —0.19 eV [22]. Once we know the valence 
band offset, we can use our knowledge of the bandgap in the unstrained alloy, combined 
with deformation potential theory, to obtain the conduction-band offset according to 
AEe = Eg{Sii-yGey) + AE^{Sh-xGex/Si) - Eg{Sii-xGex) strained 
(2.20) 
for the strained S i i - iGc i grown on unstrained Sii-yGe^. Pigure 2.6 shows the cal-
culated band offsets for a layer of Sii-iGe^ on a Sii_j,Gej, substrate. Note there are 
sharp changes in the way the conduction band offset AEc varies with composition, 
which are due to the changes in the nature of the lowest minima of the conduction 
band in the two materials. Pigure 2.7(a) relates to a strained Sio.77Geo.23 layer on a 
silicon substrate. Note most of the offset is in the valence band. The type I band 
alignment shown is favourable for hole confinement and can be exploited in several 
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novel heterostructure devices. For example, pseudomorphic Sii-^jGei grown on (001) 
Si is used in the base region of n-p-n heterojunction bipolar transistors (HBTs), which 
show good high-frequency performance. In fact Si/SiGe HBTs, with cut-off frequencies 
and maximum oscillation frequencies well beyond 100 GHz have been reported [23 . 
On the other hand. Si forms the epilayer on a Sio.77Geo.23 substrate in Figure 2.7(b). 
The Si is now under biaxial tension, the band alignment is type I I , and there is a bigger 
discontinuity in the conduction band. This arrangement facilitates electron and hole 
confinement in different layers. Thus, it is useful for both n- and p-type devices for 
strained Si/SiGe-based CMOS technology. 
Figure 2.8 shows the conduction (AEc) and valence band {AEy) offsets for strained 
Si-Sio.77Geo.23 and strained Si-Sio.55Geo,45 heterojunctions. Note that a AEc of 0.139 
eV is obtained for the former and 0.285 eV for the latter. 
2.3 Field Effect Transistor 
The concept of a field-effect transistor (FET) was first proposed by Lilienfeld and Heil 
in the 1930s [24,25], but only in the 1950s had semiconductor-material processing tech-
nology progressed enough that Dacay and Ross [26] were able to demonstrate working 
devices. Currently FET technology plays the dominant role in microelectronics, and 
FET devices and integrated circuits are made in a variety of designs and with many 
different semiconductor materials. The tremendous versatility of the device combined 
with high manufacturing yield and operational reliability have allowed it to become 
the industry workhorse for a variety of applications. 
The device operates as a conducting semiconductor channel between source and 
drain ohmic contacts, in which the number of charge carriers is controlled by a third 
contact called the gate. Carriers flow from the source to the drain while the width of 
the channel is modulated by a potential applied to the gate as depicted in Figure 2.9(a). 
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The basic principle has been implemented in a variety of different devices, such as the 
Metal Oxide Semiconductor FET (MOSFET), or Metal Insulator Semiconductor FET 
(MISFET), Metal Semiconductor FET (MESFET) and Heterostructure FET (HFET) 
as illustrated in Figure 2.9(b). 
2.4 Concept of Modulation doping 
The purpose of semiconductor(s) doping is generally to change the free carrier density 
in a controllable fashion. This requires that the dopant centres be ionised, leaving 
positively charged donor centres in the case of n-doping. These fixed charged centres 
have a screened Coulomb interaction with the free electrons and the resultant ionised 
impurity scattering is usually an important scattering mechanism of low energy carri-
ers in semiconductors. In a conventional transistor, the impurities and carriers exist 
in the same regions of the device and the detrimental impurity scattering cannot be 
avoided. However, the quality of carrier transport in the device can be enhanced by 
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Figure 2.9: (a) Schematic FET structure. Device operation involves the 
use of a gate to modulate the charge in the channel and hence in the cur-
rent flow between source and drain, (b) Conventional FET structure. The 
gate isolation is achieved in a variety of ways (p-n junction, Schottky gate, 
heterostructure) resulting in a number of different versions of the device. 
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removing the dopants f rom the regions where the critical carrier transport processes 
occur. This is the modulation doping concept, which can be realised by the use of 
spatially-dependent doping and the use of heterojunctions to control the location of 
the carriers. 
Stern and Howard first formulated a theory of two-dimensional electron transport 
in Si inversion layers in 1967 [27]. In 1969 Esaki and Tsu [28] proposed that the high 
electron concentration and the spatial separation of donors diminishes the effects of 
impur i ty scattering in the two-dimensional electron gas, thereby enhancing the elec-
tron mobili ty. The effect of mobil i ty enhancement was first experimentally observed in 
an AlGaAs/GaAs heterostructure by Dingle et al. [29 . 
The basic idea behind modulation doping is illustrated in Figure 2.10 for a hetero-
junct ion between a wide bandgap material (e.g AlGaAs) and narrow bandgap mate-
rial (e.g GaAs) in a FET-type structure. Note that a layer of the wide gap material 
immediately adjacent to the interface is left undoped, and is referred to as the spacer 
layer. As a result of the conduction band offset there is a discontinuity in the band 
profile through the device and a layer of electrons is formed at the heterointerface. 
Note that the spatial separation of free carriers f rom their parent-dopant centres could 
not be realised in bulk material since there is a large electrostatic restoring force on the 
electrons after the separation. In the heterostructure the band discontinuity prevents 
the electric field f rom returning the electrons to the vicini ty of the donors. In fact the 
field can only squeeze the electrons against the interface, where they are trapped in 
a roughly triangular potential well. The net result of the modulat ion doping is that 
carriers in the undoped heterointerface region are spatially separated f rom the doping 
centres and can have a substantially enhanced mobil i ty due to the reduced impur i ty 
scattering. This is despite the fact that interface roughness scattering at the heteroin-
terface(s) appears as an additional scattering mechanism. 
The first transistor based on the modulation doping concept was a GaAs/AlGaAs 
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Figure 2.10: (a) General structure of a MODFET. The wide-bandgap ma-
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to a roughly triangular quantum well at the heterostructure interface. Mobile 
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device demonstrated by Mimura et al. [30] in 1980, which showed a dramatic enhance-
ment in the drain current and transconductance. Since then attention has focused on 
the use of modulation-doped heterostructures for the realisation of high speed field-
effect transistors. A field-effect transistor that takes advantage of the superior car-
rier transport properties of modulation-doped heterostructures is called a modulation-
doped field-effect transistor ( M O D F E T ) . M O D F E T s based on the GaAlAs/GaAs het-
erostructures have very successfully driven microelectronics to higher speeds for spe-
cialist applications. However, the drawback of I I I - V compound devices is their incom-
pat ibi l i ty w i t h the well established Si-based integrated circuit technology. As a result 
there is interest in devices which exploit the properties of the strained SiGe/Si system, 
and can be thought of as a natural extension of the Si homosystem. 
2.5 n-Si/Sii_:,.Ge^ MODFET 
Figure 2.11 illustrates an n-channel Si/Sii_jGea; M O D F E T , in which a channel for the 
electrons is formed by the tensile strained silicon layer w i t h a S i i - iGe^ alloy barrier. 
A Sii-iGe^; alloy spacer layer separates the doped region of the layer f rom the silicon 
channel to fo rm a modulated doped structure. 
The device is based on the abil i ty to grow a thick relaxed SiGe layer on a silicon 
substrate. The upper part of the SiGe layer has the lattice constant of bulk material 
and can be used as a substrate to grow a strained pseudomorphic Si layer and produce 
a heterostructure wi th the band alignments shown in Figure 2.7(b). The most widely 
used technique is the in i t i a l growth of a SiGe buffer layer on the Si substrate, w i t h a 
Ge content which is graded f rom zero up to the final concentration of typically 20-30 
%, followed by the growth of a constant composition buflFer and then the active layers 
of the device [31]. This graded SiGe bufl!"er concept provides what are called v i r tua l 
substrates w i t h low defect densities at arbri trary Ge content [31,32]. 
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Figure 2.11: n-channel Si/Sii_iGe^ MODFET. 
In recent years the electron mobil i ty in the strained Si channel of n-type modulation 
doped quantum well structures ( M O D Q W ) has reached a high level. For example, a 
room temperature mobi l i ty in excess of 2500 cm^V~^s"^ was reported by Nelson et 
al. [3], which is almost twice that of bulk Si and three times higher than in conven-
tional MOSFETs. (Note that the peak electron mobi l i ty in intrinsic bulk Si is about 
1400 cm^V~^s~^ [33]). The first n-channel modulation-doped SiGe/Si heterostructure 
field-effect transistors based on this type of structure were then fabricated by Daenbkes 
et al. [34] by the use of molecular-beam epitaxial ( M B E ) growth. The first transistor 
they reported exhibited an extrinsic transconductance of 40 mS mm"^ for a gate length 
of 1.6 fj,in, which is higher than that of comparable conventional Si MOSFETs. 
Ismail et al. [35] have grown devices in two successive U H V - C V D processes and re-
ported a carrier density of 2.5x10^^ cm"^ as well as a high mobi l i ty of 1500 cm^V~^s"^ 
at room temperature. Also, MBE-grown n-MODFETs, w i t h Hall mobilities of 2200 
cm^V~^s~^ at room temperature, have been reported by Konig et al. [36]. A current 
gain cut off frequency f r as high as 62 GHz for a n-Si/Sio.75Geo.25 M O D F E T has been 
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recently reported by the I B M group [37]. Similar high values of fr have been achieved 
in high Ge content (45 %) n-MODFETs that have been investigated experimentally by 
the Daimler-Chrysler group [36]. 
P-channei M O D F E T s can be produced by growing a pseudomorphic S i i - iGcj ; layer 
on Si. In this case nearly all the band offset occurs i n the valence band and holes are 
confined to the Si /Si i_iGej; interface. In addition, the strain l i f t s the degeneracy of 
the light- and heavy-hole valence band; a S i i - iGe^ layer on Si is in biaxial compres-
sion and the heavy-hole band is raised relative to the light hole band as shown in 
Figure 2.5(c). Since the heavy hole band has the smaller in-plane effective mass, the 
strained S i i _ i G e i film can be expected to exhibit a higher hole mobi l i ty than bulk Si. 
The reduced interband scattering that results f rom the l i f t i ng of the heavy hole-light 
hole band degeneracy also acts to increase hole mobili ty. A novel method for the fabri-
cation of high hole mobil i ty structures is the growth of a Ge channel on a relaxed graded 
Si i - iGej; buffer. The Ge channel, being under an in-plane biaxial compressive strain, 
provides a hole effective mass lower than O.lmo in strained Ge. (Note that the hole 
density-of-states effective mass in bulk Ge is much higher w i t h a value of 0.29mo). As 
a consequence high hole mobilities at 4.2 K of 55000 cm^V~^s"'^ have been observed [38 . 
2.6 npn-Si SOI L B J T 
Devices that combine the field effect and bipolar effect are very attractive for some 
applications since they can offer the advantages of high current dr iving capability and 
high current gain together w i th low power consumption. By combining both technolo-
gies on the same chip, one can optimise the tradeoff between the speed and power 
dissipation, and at tain digital/analog systems w i t h a performance which may exceed 
that of circuits based on either technology alone. 
Bipolar transistors are normally fabricated in a vertical geometry; that is w i th 
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emitter, base and collector formed by adjacent layers of the structure as illustrated in 
Figure 2.12(a). However, i t is possible to produce lateral transistors where different 
parts of the device are fabricated using lithographic methods. Since the vertical dimen-
sions can be made smaller than the lateral dimensions, vertical transistors are preferable 
for high-speed applications. However, lateral bipolar junct ion transistors (LBJTs) can 
be incorporated into a MOSFET-based integrated circuit w i t h minor modifications to 
processing methods. A Si lateral bipolar junct ion transistor can be derived f rom a 
standard Si n-channel MOSFET by using an ohmic gate electrode to make contact 
to the p-Si channel which is used to form a base. I n addition the use of th in - f i lm 
silicon-on-insulator (SOI) technology for LBJTs permits simple circuit integration. A n 
L B J T using SOI technology is an attractive device because of its low parasitic ca-
pacitances and simple fabrication process. In principle, i t provides a good alternative 
to the M O S F E T since, for extremely th in gate oxides, the gate leakage current of a 
MOSFET become comparable to the base current of an L B J T . A t the same time, the 
L B J T could offer a highly scalable approach for CMOS circuits. 
There are two types of bipolar devices; the n-p-n type, which has a p-type base 
and n-type emitter and collector, and the p-n-p type, which has an n-type base and 
p-type emitter and collector. We w i l l concentrate on the n-p-n transistor operating in 
the active mode as illustrated in Figure 2.12(b). The emitter-base junct ion is forward 
biased, resulting in holes being injected f rom the base into the emitter, and electrons 
being injected f rom the emitter into the base. However, since the emitter is more heav-
ily doped than the base, the electron current dominates and depends exponentially on 
the forward bias of the junct ion. The base-collector is reverse biased and so in the 
absence of any other effects there would be only a small leakage current flow at the 
base-collector junct ion. However, essentially all the electrons injected f rom the emitter 
into the base reach the collector, and give rise to a collector current, since the base 
wid th (typically 0.1 /xm or less) is much less than the electron diffusion length. The 
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holes injected f rom the base into the emitter give rise to a base current. The current 
gain of a bipolar transistor is defined as the ratio of its collector current to its base 
current. Thus one basic objective in bipolar transistor design is to achieve a collector 
current significantly larger than the base current and hence obtain current amplifica-
t ion. 
Figure 2.13(a) shows a schematic cross-section of a lateral npn transistor, available 
in a typical CMOS process. Figure 2.13(b) illustrates the modelled lateral SOI bipo-
lar transistor whose simulation results are reported and analysed in Chapter 5. The 
emitter, intrinsic base, and collector region are laterally formed in th in - f i lm SOI. Note 
f rom Figure 2.13(b) that the heavy p"^  doping at the top of the base pedestal provides 
a low-resistance ohmic contact and a bui l t - in electric field which repels electrons in the 
base away f rom the metal base contact [39 . 
2.7 Summary 
In this chapter, we have described the relevant properties of Si and SiGe alloys. The 
effects of strain on the band structure and the electron transport properties have been 
explained. In particular, we have pointed out that the strain present in a S i / S i i - i G e i 
heterostructure breaks the six-fold degeneracy of the Si A valleys, resulting in an im-
proved conduction band offset, a low in-plane effective mass at the conduction band 
edge, and reduced intervalley scattering. Thus, the strain provides an additional vari-
able parameter, which can be used to tailor the device parameters discussed in Sec-
tion 2.4. Specifically, a combination of bandgap engineering and strain can be used to 
produce an n-channel M O D F E T structure, in which a t h in silicon channel is placed 
under tensile strain as discussed in Section 2.5. I n Chapter 4 we shall present sim-
ulation results of n-strained Si channel MODFETs . In addition, the npn-SOI L B J T , 
which could be particularly suitable in dense high performance CMOS technology, has 
been introduced and the basic operation described. Chapter 5 of this thesis is devoted 
2.7. Summary 34 
( a ) 
base emitter collector 
n" -Si 
juncuon 
( b ) 
250 nm 
base 
500 nm p^-Si 210 nm 290 nm 
c a l e a 
emitter 
c a | c a 
collector 
n + ^ ^ ^ ^ ^ 
n" 
p - S i 
buried oxide 
300 nm 
layer 
oxide 
back gate 
Figure 2.13: (a) Lateral bipolar junction transistor (LBJT) [40]. (b) Two-
dimensional representation of the structure of a npn SOI-LBJT whose simu-
lation results are reported in Chapter 5. 
2.7. Summary 35 
to simulations of npn-SOI LBJTs. 
Chapter 3 
Monte Carlo Simulation 
3.1 Introduction 
I n order to describe the behaviour of carriers in a semiconductor device at a microscopic 
level, we have to solve the Boltzmann transport equation (BTE) for the structure. The 
B T E describes the time evolution of the carrier distr ibution in real and reciprocal 
space through the motion of particles, the forces acting on them and their scatterings. 
Since the Boltzmann equation is a nonlinear integro-differential equation, i t can only 
be solved analytically in certain simple cases, and practical problems require the use 
of approximations or numerical methods. Monte Carlo (MC) simulation is one such 
numerical method and is the approach used in the research reported in this thesis. In 
Monte Carlo simulation [22,41-44], a computer is used to predict the trajectories in real 
and reciprocal space of typically tens of thousands of particles which are representative 
of electrons and holes in the real device. As a result, microscopic and macroscopic 
quantities (such as the carrier dis tr ibut ion functions, carrier mean velocity, device cur-
rent, cut-off frequency, etc.) can be predicted. Monte Carlo simulation is extremely 
powerful because i t is possible to incorporate detailed band structure information, band 
and wavevector-dependent carrier scattering events and realistic device geometries in 
a device model. The method is well suited to the analysis of non-stationary carrier 
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transport in submicron semiconductor devices, in which the electric field varies appre-
ciably over distances comparable wi th the electron mean free path or on time scales 
which are comparable to mean free fl ight times. Hence i t is possible to include many 
new and interesting non-equilibrium carrier dynamics such as ballistic transport and 
velocity overshoot which become important as device dimensions shrink to the deep 
sub-micrometer scale. In many cases, Monte Carlo simulation is in fact the most ac-
curate technique available for analysing transport in devices [45]. 
This chapter is devoted to the description of the ensemble Monte Carlo method 
used in the device simulations described in Chapters 4 and 5. First , the Boltzmann 
transport equation is introduced and some common methods of solution are mentioned. 
The general methodology of the Monte Carlo simulation of carrier transport in bulk 
material is described in Section 3.3. Section 3.4 presents the band structure model 
used in the simulations. The carrier scattering mechanisms relevant to Si and SiGe 
alloys are described in Section 3.5. The application of the Monte Carlo method to the 
analysis of semiconductor devices is discussed in Section 3.6. 
3.2 The Boltzmann transport equation 
The quantum mechanical state of an electron in a crystal is specified by a band index 
and a wavevector k in the first Br i l lou in zone. For each band there is a definite 
relationship between the electron energy E and the wavevector. I n the semiclassical 
model the electron can also be ascribed a position r in real space. (Note this is not 
possible in a fu l l y quantum mechanical theory since the specification of both r and k is 
a contradiction of the Heisenberg Uncertainty Principle). Hence the dynamics of each 
electron can be represented by a moving point in a six-dimensional phase space (r, k ) . 
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The equation of motion for the particle is given by 
hk = - e F (3.1) 
f = y=^VkE{k) (3.2) 
where e is the magnitude of electronic charge, and F is the electric field. Equations 3.1 
and 3.2 are the equation of motion of free electrons i n a perfect crystal. In reality, this 
so called ballistic motion is interrupted by collisions w i t h impurities, phonons, defects, 
etc. I f a collision is instantaneous, i t may be visualised as the electron disappearing 
and instantaneously reappearing at a different value of k of the phase space. 
We can define a dis tr ibut ion / ( r , k, f ) that represents the probabili ty of finding an 
electron at position r, w i t h vector k and at time t. / ( r , k , t ) describes the distr ibution 
of carriers in bo th the position and the momentum and can be used to obtain various 
quantities of interest such as the mean carrier density, kinetic energy, and so for th . The 
equation for the distr ibut ion function / is called the Boltzmann transport equation: 
^ + v V . / + k - V k / = ( % ) (3.3) 
where df/dtcou represents the change in / due to electron scattering, and can be 
expressed as: 
( % ) ^ f [ 5 ( k ' , k ) / k ' ( l - /u) - 5 ( k , k ' ) / k ( l - fy.')]dVk' (3.4) 
\9tJcoU J 
where the integration is over the first Br i l louin zone. S(k, k ')rfVk' is the conditional 
rate of transitions f rom the state k to the states k' in dVk- given that there is in i t ia l ly 
an electron in state k and state k' is empty. 
The Boltzmann equation is generally diff icul t to solve. However, some analytical 
approaches to achieve approximate closed-form solutions have been developed for the 
case of carrier transport in bulk material. For example, in low electric fields a solu-
t ion may be based on the fact that the distr ibution funct ion w i l l not be very different 
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f rom the equilibrium Fermi-Dirac distr ibution function. For elastic scattering (such as 
impuri ty, acoustic phonon, or piezoelectric scattering) one may use a relaxation time 
approximation (RTA) where df/dtcou is taken equal to - ( / - / o ) / r , where /o is the 
equilibrium distr ibution function, and r is the relaxation t ime constant. However, for 
most semiconductors, al l the scattering processes are not elastic and the relaxation t ime 
approximation usually fails to provide adequate accuracy for calculating the transport 
properties. Rode's iterative procedure [46] is a numerical method to calculate the 
distr ibution function, but is straightforward to implement and is not demanding on 
computer resources. However, this method is l imited to cases where the carriers re-
main in one band and to low electric fields where linear response is valid. 
The Monte Carlo method is a more general numerical but computationally intensive 
approach which is based on the simulation of the carriers dynamics in a semiconductor. 
I t provides numerical solutions to the Boltzmann transport equation by stochastically 
tracking the movements of a set of representative particles in phase space under the 
action of the electric field and the various carrier scattering processes. When coupled 
w i t h a self-consistent numerical solver for Poisson's equation, the Monte Carlo method 
permits the exploration of the properties of realistic two- and three-dimensional models 
of semiconductor devices and the investigation of the microscopic detail underlying the 
device behaviour. I t is Monte Carlo simulation which is used for device modelling in 
the research reported here, and the rest of this chapter is devoted to an outline of the 
simulation method. 
3.3 Monte Carlo simulation 
The Monte Carlo (MC) method solves the Boltzmann transport equation by simulating 
the motion of electrons and holes in the bulk semiconductor medium or device struc-
ture. The main feature of the M C method is that a carrier is treated as a point-like 
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semiclassical particle moving under the action of the local electric field and the scat-
tering processes. The individual trajectories of carriers are computed by the following 
steps: 
1. E a c h carr ier is moved in real and rec iprocal space in the "free flight" 
between collisions under the action of the electric field. This is done by solving 
Equations 3.1 and 3.2 in the crystal. 
2. T h e carr iers scatter conditionally at the end of their free flights. The duration 
of a free flight and the new state after scattering are chosen stochastically in 
accordance w i t h quantum mechanical theory. 
Such an approach requires a knowledge and appropriate description of the band struc-
ture of the semiconductor. 
3.4 Band Structure 
In the absence of applied electric field, carriers reside close to the edges of the bands 
on either side of the fundamental gap. The relationship between the momentum k and 
the energy E{k) of an electron close to the min imum of the conduction band can be 
described by various models at different levels of complexity. 
(a) Parabo l i c B a n d s 
The simplest model of a valley in the conduction band is to assume a parabolic and 
isotropic relation between energy and wavevector. Specifically 
o 
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where m* is the effective mass at the conduction band minimum. The particle velocity 
is evaluated as 
V = lv,E{k) = ^  (3.6) 
and gives the simple relation for the electron momentum 
p = hk = m > (3.7) 
(b) Non-parabolic Bands 
In general conduction band valleys are not parabolic but for sufficiently small k 
may often be described by the approximate formula 
E{k){l + aEik)) = ^ (3.8) 
where a is the coefficient of nonparabolicity and has the dimensions of an inverse 
energy [47]. The solution of equation (3.8) for the energy in terms of wavevector is 
o 
The particle velocity is 
1 hk . n^ikp^-^/' 
which, using (3.9), can be written as 
hk 
V = ml[l + 2aE{k)] ^^'^^^ 
So far, a spherically symmetric band (or isotropic effective mass) has been assumed. 
This is normally a good approximation for the T valley of GaAs, which is at the 
centre of the Brillouin zone. In the cases of Si and Ge, a number of degenerate valleys 
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away from the zone centre form the conduction band edge and the constant energy 
surfaces for these valleys are ellipsoids rather than a sphere. Ge has eight valleys with 
their minima at the edge of the Brillouin zone in the [111] directions, called the L-
points. Si has six valleys with minima at approximately k = (27r/a)(0.85, 0,0), and the 
equivalent points, which are close to the X-points at the edge of the Brillouin zone. 
In an ellipsoidal valley the mass is not isotropic, and is instead described by a tensor 
with components 
where i,j denote the Cartesian axes. The E — k relation for an ellipsoidal constant 
energy surface is 
^ = (3.13) 
2 \mj: ruy m^^ 
where kx,ky, are the components of k along the principal axes of the ellipsoid mea-
sured from the position of the minimum, and m^, my, niz are the corresponding effective 
masses. For Si, the surfaces of constant energy are ellipsoids of revolution and the E—k 
relation in the conduction band can be expressed as 
where / and t refer to the so called longitudinal and transverse directions. For Si, the 
value of mi is O.QITTTO and mj is O.lQmo- By using the Herring-Vogt transformation of 
k-space [48], Equation 3.13 can be written as 
= ^ (3.15) 
where ruo is the free electron mass. To obtain the above result, the transformation 
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k* = Tm^ • k has been used, where Tm^ is defined as 
^ {mo/mi)'/^ 0 0 ^ 
rpl/2 ^ 0 (m„/mt)'/ ' 0 
\^ 0 0 (mo/mty/^ J 
With this transformation, Equation 3.8 becomes 
(3.16) 
E{1 + aE) =—-k*' (3.17) 
where = (m(^m,*) /^^  is the density of states effective mass. The electron velocity 
as a function of k* is then given by 
h 
Vi 
mo{l + 2aE) 
Tli'k] (3.18) 
Equations 3.13-3.14 describe a band with ellipsoidal constant energy surfaces whose 
principal directions are along the crystallographic axes. After the Herring-Vogt trans-
formation the constant-energy surfaces are spherical in k* space, which has the advan-
tage that the integrals involved in the various scattering probabilities may be simpli-
fied. However, the equation of motions are vector equations, and the transformation in 
Equation 3.16 has to be applied to other vector quantities such as the electric field and 
the phonon wavevectors. For example, the equation of motion for an electron under 
the influence of a field F becomes 
! ^ = - . F - (3.19) 
at 
where F* is an electric field in the starred coordinate system. The valence bands of 
a semiconductor are made up of the light and heavy hole bands and the spin split-off 
band. At the top of the valence band, the light and heavy hole states are degenerate 
and the constant energy surfaces are warped. In Si, the spin split-off band is only 44 
meV below the degenerate bands at k = 0. The spin splitting is larger in Ge with a 
value of 0.29 eV [42]. k • p theory gives, for the light and heavy hole valence bands, an 
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E — k relation of the following form [45,49,50]: 
2mo 
2mo 
Ae ± [B^k' + c\kikl + klki + kikDY'-" 
7iA;2 ^ [4^2^4 ^ 12(73^  - ^l){klkl + klk] + k^kDY^' (3.20) 
where kx,ky, are the components of k along the crystal axes, and 71,72,73 are Lut-
tinger parameters. The ± symbols refer to the light and heavy hole bands, respectively. 
The values of 71, 72, 73 for Ge and Si are given in Table 3.1. The spin split-off valence 
band has a simple spherical form given by [51] 
E, = -A + Ak^ 
where A is -4.22 for Si and -13.35 for Ge. 
(3.21) 
Material me/mo 7i 72 73 A (eV) A 
Ge 1.58/0.082 13.25 4.20 5.56 0.044 -4.22 
Si 0.916/0.191 4.26 0.34 1.45 0.29 -13.35 
Table 3.1: Band structure parameters for Ge and Si [42] 
(c) Full band Structure 
If we need to specify E{k) for various bands throughout the Brillouin zone, algebraic 
approximations are no longer possible. Then the function E{k) must be described 
numerically using the results of detailed band structure calculations, such as those 
based on the pseudopotential method, or using data from experiments. 
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Figure 3.1: A schematic classification of the various scattering mechanisms 
in semiconductors based on their origin. 
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3.5 Scattering Mechanisms 
Scattering mechanisms can be classified into three main categories : lattice or phonon 
scattering, carrier-carrier scattering, and defect scattering as shown in Figure 3.1. 
Carrier-carrier scattering is only normally important in very heavily doped or highly 
excited semiconductors and is ignored in our simulations. The scattering of electrons 
and holes in bulk silicon has been treated extensively in the past (see, e.g. Jacoboni et 
al. [42,43], Fischetti et al. [22], Moglestue [44]). The main scattering mechanisms to be 
considered in the Si-Ge material system are lattice scattering (acoustic and nonpolar 
optical), ionised impurity scattering, and alloy scattering (for Sii-^Ge-r). There is also 
scattering due to the roughness of the heterointerface in a Si/SiGe structure. 
Normally carrier scattering is described quantum mechanically by time-dependent 
perturbation theory. For example in the case of lattice scattering, it is necessary to 
find the rate at which an electron is scattered out of one state k into another state k' 
while either absorbing or emitting a phonon of wavevector q. This is given by Fermi's 
golden rule as 
S(k, k') = ^ | M k ' k|'G(k, k')S{k' - k T q - G)(5(E(k') - E(k) ± huj^) (3.22) 
n 
where Hu^ is the phonon energy and G is any reciprocal lattice vector. The upper sign 
corresponds to the absorption of a phonon and the lower sign to emission. G(k, k') is 
the overlap factor defined as 
G(k' ,k) = \[ ul,{r) • uk{r)dh\'' (3.23) 
Jcell 
between the periodic parts Uk(r) and Uk'(r) of the Bloch functions of the initial and 
final states. The overlap integral is equal to unity for parabolic conduction bands (pure 
s-state wave functions). More generally for a scattering between an initial state k and 
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a final state k' in the same valley G(k',k) is often taken to be as [41]: 
_ [(1 + aEy/^l + aE'Y" + {a'EE'f" cos^]^ 
' - {\^2aE){\^2aE') ^^'^^^ 
where ^ is the angle between the state k and k'. For the hole transitions within the 
heavy and light hole bands G(k', k) can be taken as [52 
G(k',k) = ^ ( l + 3cos2 0) (3.25) 
For transitions between the light and the heavy hole bands, 
G(k', k) = ^ sin^ 0 = ^ ( 1 - cos^  6) (3.26) 
It turns out that the overlap integral is always less than one if the nonparabolicity of 
the bands is taken into account. The total scattering rate for any process is obtained by 
integrating Equation 3.22 over all final states. Next, we will examine carrier scattering 
mechanisms and evaluate the transition rate, ^(k, k') and total scattering rate 5(k) 
for the various scattering processes. 
3.5.1 Lattice Scattering 
Carriers can interact with various types of lattice vibrations, by absorbing or emitting 
a phonon in each process. There are two main types of phonon scattering in group IV 
semiconductors as described below. 
3.5.1.1 Acoustic Phonon Scattering 
Generally acoustic phonons may cause scattering in two different and independent 
ways, through deformation potential scattering and piezoelectric scattering. Piezoelec-
tric scattering occurs in semiconductors with two or more atoms per unit cell, where 
there is no crystal inversion symmetry. This scattering results from the interaction of 
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the electron with the induced polarisation of the lattice. Thus this type of scattering 
can be important in semiconductors like GaAs, GaN, etc. However, crystals of silicon 
and germanium are formed of identical atoms, and do not exhibit piezoelectric scat-
tering. Hence, only acoustic deformation scattering need be considered here. 
An acoustic wave induces a change in the spacing of neighbouring atoms in a semi-
conductor which causes a variation of the local energy of the bands and hence a source 
of electron scattering. The deformation potential is defined as the change of energy 
of the band edge per unit strain due to acoustic phonons. This type of scattering is 
usually the most important cause of scattering of electrons in undoped silicon and ger-
manium crystals at room temperatures. Energy and momentum conservation restricts 
intravalley scattering by acoustic phonons to that associated with long-wavelength lat-
tice modes. For longitudinal acoustic mode scattering the emission of a phonon, the 
matrix element is 
where Hi is the deformation potential, q is the phonon wavevector, M — pV/N, p is 
the mass density, V is the volume and Ng is the phonon distribution function. The 
quantity (A', + 1) is replaced by A'^ , for phonon absorption. Normally the phonon 
energy will be of order of a few millivolts or less. Therefore, when considering phonon 
scattering at room temperature the phonon energy is much lower than the thermal 
energy and the so called equipartition approximation to the Bose-Einstein distribution 
can be used for A/,, which takes the form: 
Since the typical electron energy is much larger than the acoustic phonon energy, the 
scattering can be treated as elastic and the term hUq ignored in the energy delta func-
tion of Equation 3.22. Now considering the scattering rate due to both phonon emission 
and absorption and making use of the equipartition approximation above (which is ac-
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tually valid for temperatures above about 50 K in Si and Ge), the matrix element 
relating to the combined effect of emission and absorption is 
, Elq^ksT ElksT 
where the dispersion relation for the acoustic phonons is simply represented as = qvg. 
With these approximations, the acoustic phonon scattering rate is 
2 n 2 i. 7^  r 
S{k) = J d'k'S{k - k')5(^k' - ^k') (3.30) 
Carrying out the integration over the final wavevector, the acoustic phonon scattering 
rate is [49]: 
N{Eh) is the density of states at energy E^, and for a parabolic band 
_ {2m*rf'E'J' 
where m* is the electron effective mass. Inspection of Equation 3.31 shows that the 
acoustic phonon scattering rate is proportional to the temperature. For a non-parabolic 
band, the total scattering rate is given by [53 
where a is the coefficient of nonparabolicity described in Section 3.4 and 7(J5) = 
E{l+aE). 
3.5.1.2 Non-polar Optical Phonon Scattering 
Optical phonon scattering generally becomes the predominant electron scattering mech-
anism in semiconductors at high temperatures or at high electric fields and is an im-
portant influence on electron transport in Si and Ge above room temperature. The 
scattering can originate from either polar or nonpolar effects but polar scattering does 
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not occur in Si and Ge for the same reasons as piezoelectric scattering is absent as 
described in Section 3.5.1.1. The scattering of electrons by nonpolar optical phonons 
may be treated as a type of deformation potential scattering process. The transition 
rate for optical phonon intravalley scattering is [54 
where Do is an optical deformation potential constant, and Q is the cell volume. Be-
cause the optical phonon energy is nearly constant as a function of q, we can approx-
imate W q and Ng by the constants Uo and A o^-
For scattering in an isotropic parabolic band the minimum and maximum phonon 
wavevectors involved in the scattering are 
9 _ = ^ | 1 - ( 1 ± ^ ) ^ / ^ | 
Qma. - k[l + {1 ± ^ y / ' ] (3.35) 
Ek 
Integrating Equation 3.34 over q and using limits of phonon wavevectors indicated 
above one can obtain [54]: 
5(k) = "^{No + IT hmEy, ± fwjo) (3.36) 
pUo 2 2 
Note that the optical phonon energy huo is comparable to the average thermal energy 
of carriers at room temperature, and therefore this type of scattering must be treated 
as inelastic. For non-parabolic bands, the non-polar optical phonon scattering rate 
is [43] 
= ^ ^ ^ i ^ + 2aE')y'/'[No or No + 1] (3.37) 
where E' is the electron energy at the state k'. 
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3.5.1.3 Equivalent Intervalley Phonon Scattering 
The discussion of phonon scattering so far has concentrated on intravalley scattering. 
However, acoustic and optical phonons of large wavevector can cause electron tran-
sitions between diff"erent conduction band minima. Intervalley scattering is usually 
accompanied by the absorption or emission of a longitudinal-mode optical phonon and 
its rate defined by an appropriate deformation potential. Since the phonon energy is 
comparable to the typical electron energy, intervalley scattering is generally regarded 
as inelastic. In the case of multiple parabolic valleys, the conditions of conservation of 
momentum and energy have the form 
k' = k i j + k ± q (3.38) 
^ = ^ ± f u . , (3.39) 
2m* 2m* 
where ky is the vector between the minima of two different valleys, and k and k' are 
measured from the different valley minima. The matrix element for intervalley phonon 
scattering is [50 
|Mk,u'| = or y^(iV, + l)] (3.40) 
where A j is defined as the intervalley optical deformation potential constant for scatter-
ing between valleys i and j. In Si, scattering between the minima on a given axis (e.g. 
< 100 > to < 100 >) is called 5-type scattering and is different from the so called 
/—type scattering between minima on different axes (e.g. < 100 > to < 010 >) with 
regard to the magnitude of the wavevector of the phonon involved. Hence the two 
processes are often considered separately and different matrix elements used for them. 
Denoting the number of equivalent valleys for the final state by Zi the intervalley 
scattering rate is given by [55]: 
SrnteriE) = ^^J-Zii^o + ^ ± l ] N { E ± hUi, - A.„) (3.41) 
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where N{E) is the density of states of a single valley. Dgp is the coupling constant (de-
formation potential) for the relevant type of intervalley scattering, hooiy is the interval-
ley phonon energy for the relevant phonon branch, and Aj^ is the energy separation 
between the initial and final valley minima (if applicable). For bulk Si there are six 
degenerate A-minima, and two different types of intervalley scattering. For 5-type 
scattering Zj = 1, and Zi = 4 for /-type scattering. The corresponding phonon ener-
gies are 61.2 and 59 meV [43] respectively. The density of states in Equation 3.41 is 
given by 
^(^) = + 2aE)[E{l + aE)]'/', E > 0 (3.42) 
3.5.2 Ionised impurity scattering 
The substitution of some of the host atoms by dopant atoms perturbs the periodic 
potential of a semiconductor crystal and causes electron scattering. Ionised impurity 
scattering is a significant process for low energy electrons in Si and Ge at 300 K 
when doping densities exceed 10^ ^ m~^, becoming comparable to low energy phonon 
scattering rates. At room temperature shallow impurities are normally assumed to be 
ionised in uncompensated material. An ionised donor produces a Coulomb potential 
which is screened by the free carriers 
-^<^) = -si;;'"" 
where = ne^/Sof-rkBT, n is the density of electrons in the conduction band, and Cr 
is the relative dielectric constant of the material. The matrix element of the screened 
impurity potential is 
e2 
and, if Ni is the impurity concentration, the ionised scattering rate follows as 
S(k k ' ) - - ^ f d^k' (3 45) 
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Inspection of the integrand in Equation 3.45 reveals that the scattering is anisotropic 
and favours forward scattering {6 = 0). Note also that the argument of the delta 
function indicates elastic scattering, which is a consequence of the negligible recoil of 
the relatively massive impurity centre in the electron scattering process. For electrons 
with energy in a valley with nonparabolicity coefficient a, the ionised impurity 
scattering rate is thus [56]: 
Ni 
S = 
8^/2^7re2e2(l + 2aE)[E{l + aE)]l 
X (3.46) 
where ^ = 1 + K''^/Am*E{l -\- aE). The approach described here is normally referred 
to as the Brooks and Herring model [57 . 
3.5.3 Alloy scattering 
Alloy scattering arises from the random positioning of the different atomic constituents 
of the material and Harrison and Hauser [58] have described the theory of this process. 
The scattering is elastic and the matrix element is given by 
Mk,k' = At ; 
c 
•^ k±q,k' (3.47) 
where AC/ is the spherical scattering potential and A^ c is the number of cation sites, 
defined as 
AC/ for r < ro 
V{r) = I (3.48) 
0, for r > ro 
where Tq defines the spatial extent of the scattering potential. The scattering rate for 
non-parabolic bands is given by 
= V W V ^ ^ ( l ^ ^ , V . , ^ , ( , , (3.49) 
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where Q, is the volume of the primitive cell. 
A very simple model for the scattering of electrons off rough heterointerfaces has 
been included in the Monte Carlo simulation. When an electron is incident on a het-
erointerface at which it would suffer a classical reflection, it is assumed to be reflected 
in a random direction relative to its initial path rather than suffer a specular reflection. 
3.6 Types of Monte Carlo simulation 
3.6.1 One-particle simulation 
In this scheme, the trajectory of a single particle in phase space (r, k) is followed in 
time in order to obtain the steady state physical properties of an ensemble of simi-
lar non-interacting particles. According to the ergodic theorem, one can use the time 
averaged properties of the single particle as representative of the ensemble averaged 
properties at a given time for all the particles. This approach is most useful to study 
steady state problems such as mean carrier drift velocity as a function of field in a bulk 
semiconductor or device structure when carrier-carrier interactions or space charge ef-
fects are not significant. 
3.6.2 Ensemble simulation 
The algorithm is similar to that for one-particle simulation but the dynamics of a 
number of particles are simulated simultaneously, as illustrated in Figure 3.2. The 
advantage of this approach is that an ensemble distribution exists and its evolution with 
time as a result of time-dependent external influences can be studied if appropriate. 
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Figure 3.2: Illustration of distribution of scatterings (x) relative to the 
timesteps in ensemble simulation of the dynamics of iV particles. 
3.6.3 Self-consistent simulation 
This method employs the ensemble Monte Carlo procedure in combination with the 
solution of Poisson's equation to take account of carrier space charge effects, and there-
fore is suitable for full device simulation. 
3.7 Device Simulation Model 
A self-consistent ensemble Monte Carlo device simulator called SLURPS (Software 
Library for Universal Random Particle Simulation) has been used in the research re-
ported in this thesis. SLURPS has been developed in recent years at the University 
of Durham [59-61] and is composed of a library of routines, each of which is designed 
to perform a specific task in the simulation, such as drifting the particles, specifying 
charge distribution, solving Poisson's equation, etc. A flow chart of the SLURPS pro-
gram is shown in Figure 3.3. 
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Since the number of electrons in a real device, A'^ , is normally extremely large, it is 
impossible to simulate the motion of all of them by the Monte Carlo method. Hence, 
in the course of the ensemble Monte Carlo simulation, a set of Ngp superparticles which 
are representative of the electrons in the device is considered. For the superparticle 
dynamics to be representative of the electrons, the response of each superparticle to the 
electric field and scattering interactions must be the same as that of an electron. The 
use of superparticles means that the ensemble size is smaller than the actual number 
of particles in the physical system, and the mean values of physical quantities are only 
estimators of those in the true system with relative error that decreases as the number 
of superparticles is increased. 
A) Setup geometry and discretisation scheme. 
The first step in the device simulation is the definition of a simplified and tractable 
model of the actual device. The model needs to contain the essential physics of the 
device and its constituent materials but it must also be amenable to Monte Carlo 
simulation with the computational resources available. For example three main sim-
plifications are made in modelling field effect transistors: 
a ) A two-dimensional real space model of the device is used. This means that there 
is no change of any physical quantity along the third (z) axis (known as the device 
width). Hence motion of particles in that direction has no effect on the behaviour of 
the model device. In effect, the superparticles may be considered to be charge rods 
extending infinitely in the z direction. The effective charge per unit length qsp of the 
charge rod is taken as 
Qsp = -en/N,pW (3.50) 
where n is the number of electrons in the real device and W is the device width. This 
means that the total electronic charge within the real device is equal to the total su-
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Figure 3.3: Flowchart of a self consistent MC program for device simulation. 
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perparticle charge in a range of z which is equal to the device wid th . This quantity 
is important for the calculation of the electric field w i th in the device and the flow of 
current through the electrodes. 
b ) Source and drain are treated as ideal, zero-resistance ohmic contacts, and the 
gate is a Schottky barrier which is perfectly absorbing for electrons w i t h energy in 
excess of the conduction band barrier. 
c ) Only a small part of the source and drain contacts is included in the model 
device because of their large extent in the real device. 
I t is worthwhile emphasising that the M C program is inherently three dimen-
sional (3D) and the carrier dynamics in the 3D band structure is fu l ly represented. 
A 2D real space model is used mainly because of the large computational demands of 
solving Poisson's equation in 3D, and the larger number of superparticles that would 
be required to describe effects in the th i rd dimension. 
The potential is represented by values on a regular array of mesh points. The 
charge density is given by the sum of the mobile charge, which can be obtained f rom 
the simulation via the particle-mesh calculation, and the fixed impur i ty profile which 
is specified at the start of the simulation. In SLURPS, model devices are buil t up as 
a series of joined rectangular regions w i t h the mesh cell sizes matched along the joins 
between each region. Each region can consist of mult iple layers of different alloy com-
position and doping/compensation density. For example, Figure 3.4 shows the type 
of f ini te difference grids used for a strained Si/Sio.77Geo.23 n-channel M O D F E T whose 
simulation results w i l l be described in Chapter 4. This model M O D F E T is made up 
of three regions that are beneath the source, drain and gate. Typically, the field cell 
dimensions used for the central region and the more highly doped source and drain 
implants are a few nanometres . 
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Region I Region II Region HI 
Figure 3.4: Illustration of a finite difference scheme used in the simulation 
of a strained Si/Sio.77Geo.23 MODFET presented in Chapter 4. 
B ) Potent ia l solution and boundary conditions 
The solution of Poisson's equation requires a knowledge of the charge distr ibution 
in the device, which is available f rom the Monte Carlo simulation and can be repre-
sented by the charge assigned to each grid point. A fast solution of Poisson's equation 
in each rectangular region is provided by a combined Fourier analysis-cyclic reduction 
technique [61]. The use of a capacity matr ix approach facilitates the solution of Pois-
son's equation in the joined rectangular regions described in the previous section w i t h 
specified conditions at the device boundary. Ohmic contacts are modelled by specifying 
the value for the electric potential. The gate contact is a Schottky barrier which is 
represented by a contact w i t h potential equal to the applied potential minus the bar-
rier height. Elsewhere on the boundary, a zero value of the electric field normal to the 
boundary is prescribed. I t is also necessary to specify the behaviour of particles when 
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they reach the surface of the device. I t is required that there is no current flowing 
through the device boundary except at the electrodes, which is implemented in the 
model by reflecting any particle that hits the boundary. Ohmic contacts absorb all 
particles which are incident on them, as do Schottky contacts for electrons w i t h energy 
in excess of the conduction band barrier. In addition, to maintain charge neutrality in 
the immediate vic in i ty of ohmic contacts, particles are added or removed as appropri-
ate; in effect the source and the drain act as carrier reservoirs. 
C ) C h a r g e assignment 
The specification of the charge density profile is based on assigning the mobile 
superparticle and fixed dopant charge to the grid point by finding the tota l charge in 
the cell surrounding each grid point, as shown in Figure 3.5. The charge density at 
a grid point i j is taken to be the total charge per uni t length in the cell surrounding the 
gr id point divided by the cell area. The electrostatic potential values are calculated 
at the same grid points as indicated in Figure 3.5(b). I n general the electrostatic 
potential ( f ) is related to the charge density p{x,y) by Poisson's equation 
v V ( ^ , 2 / ) = - ^ ^ (3.51) 
which can be discretised by employing the method of finite diflFerence. Suppose that 
a rectangular region of the device is split into an by Uy array of rectangular cells 
w i t h each cell having dimensions Ax by Ay as in Figure 3.5(b). The cells are labelled 
w i t h the indices i = 0, - 1 and j = 0 , - 1. The electric field F = - S7 4> 
together w i t h the electric potential and charge density are discretised as F j j , and 
Pij respectively. I f the value of electric field F f j [F^j] refers to the interface of the cells 
i j and {i — \)j — 1)] as shown as solid line in Figure 3.5(a), integrating Poisson's 
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j-l 
(a) 
Ay 
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Figure 3.5: (a) Two-dimensional illustration of the nearest grid point 
scheme, (b) A cell for use with the discretised Poisson equation showing 
discretised electric field Fij, electric potential 4>ij and charge density pij 
equation over the area of an individual cell yields 
(which is actually an expression of Gauss's law) where 
Pij A x A y 
eoCr 
Ax 
and 
Ay 
(3.52) 
(3.53) 
(3.54) 
D ) C a r r i e r dynamics and scattering 
Each superparticle undergoes the standard Monte Carlo sequence of scatterings 
and free flights in the local field previously determined f rom the solution of Poisson's 
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equation. The M C sequence is stopped after each t ime step (typically 1 femtosecond), 
when the field is adjusted by following the steps described above. The t ime evolution 
of the wavevector of a superparticle during a free flight start ing at f = 0 is 
k(t) = k(0) ± (3.55) 
where the plus sign applies for holes, and the minus for electrons. The differential 
scattering probabili ty S{k, k') that an electron undergoes a transition f rom an in i t ia l 
state k to a f inal state k' is calculated by Fermi's Golden Rule as described for the 
various scattering mechanisms in Sections 3.5.1-3.5.3. A t each instant there exists 
a definite total scattering rate 5 (k) for the superparticle, which is dependent on the 
carrier state, and can be obtained by adding up the scattering rates 5'i(k) for all possible 
scattering processes (labelled by i). The probabili ty for a carrier to be scattered in the 
small t ime interval [t,t-irSt] is S(k{t))St. Thus the probabil i ty that the carrier w i l l not 
scatter in the same interval is (1 — S(k{t))6t). The probabil i ty for a carrier to travel 
without scattering for a time t becomes simply 
m ) = - (3.56) 
i 
where t — Xli*^**- To handle Equation 3.56, i t is easier to take the logari thm of both 
sides and we have 
H P f i t ) ) = Yl^n{l - S{m)6t,) 
i 
^ -Y2S{Ht))6ti (3.57) 
i 
assuming S{\s.{t))Sti <C 1. The summation can be replaced by an integral, and hence 
Pf{t) = e x p ( - r S{k{t'))dt) (3.58) 
Jo 
The probabili ty therefore that an electron w i l l suflFer its next collision during an inter-
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val dt around t is 
p{t)dt = Pf{t)S{k{t))dt 
and hence p{t) = 5(k(t))e--' '*'^(' '(*')) (3.59) 
p{t) represents a nonuniform distr ibution of free fl ight times over a semi-infinite interval. 
Consider selecting a t ime tr by generating a random number r between 0 and 1 and 
solving the equation 
r p{t)dt = r (3.60) 
for tr- The probabili ty that the random number lies i n the interval r,r + dr is dr. 
Therefore, i f we define dtr by 
•'tr+dtr ntr+atr 
/ Pit)dt 
Jo 
r-\-dr (3.61) 
the probabili ty P{tr)dtr that the upper l imi t of the integral in Equation 3.59 lies in 
the interval tr,tr + dtr is equal to dr. Now i f 
P{tr)dtr = dr (3.62) 
i t follows that 
dr 
P{tr) ^-n-= P{tr) (3.63) 
atr 
where the second equality comes f rom Equation 3.60. Tha t is the probabili ty of ob-
taining a particular tr by solving Equation 3.60 for tr when r is a random number is 
equivalent to the distr ibution of free flight times p{tr). 
In practice, i t is diff icul t to obtain the probabili ty dis tr ibut ion of the scattering 
events by this method since the total scattering rate S{li) is a complicated function 
of k(t) . In the circumstances i t is convenient to introduce an additional scattering 
process Sss, called self-scattering [62], which actually has no effect on the state of the 
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carriers. The rate of self scattering is chosen so that 
S{kit)) + Sss = T (3.64) 
where P is the new total scattering rate and is a constant. Now free flight times can 
be simply calculated f rom Equations 3.59 and 3.60 as 
tr = (3.65) 
Obviously, the self-scattering is just a mathematical tr ick, w i t h no physical meaning. 
I t does not alter the statistical distribution of the real scattering events but does make 
the selection of free flight times much easier. However, there is an added computational 
burden due to the increased number of scattering events. In practice, P is fixed as the 
largest scattering rate possible in the simulation, to be sure that Sas is never negative. 
A t the end of the free flight, random numbers are required to select the type of 
scattering mechanism and to determine the electron state after scattering. The final 
state after scattering must have an energy -E'(k') given by 
E{k') = E{k) ± tkjg (3.66) 
where E{k) is the energy at the end of the free flight and, tkOg is the phonon energy in 
the case of lattice scattering. The particle wavevector after scattering is selected using 
random numbers and the results of the quantum mechanical theory for the process. To 
simplify the procedure for ellipsoidal valleys i t is convenient to carry out a Herring-Vogt 
transformation of k-space so that the constant energy surfaces are spherical as described 
in Section 3.4. Once the final state is known, the sequence of free flight/scattering is 
simply repeated w i t h a new free flight. 
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3.8 Transport Model 
Having described the general methodology of self-consistent ensemble Monte Carlo 
simulation, we now present the specific features of the models which are used in the 
device simulations reported in Chapters 4 and 5. 
3.8.1 Band structure 
The model of the conduction band structure used in the Monte Carlo simulations of 
bulk Si has six ellipsoidal non-parabolic A valleys located along the [100] directions 
at 85% of the way to the Br i l louin zone edge f rom the zone centre [43]. The energy-
wavevector relationship is taken to be: 
2 mi TUt 
where ki and kt are the longitudinal and transverse components of the wavevector w i t h 
respect to the < 100 > crystallographic directions, 1/mi and l/rrit are the longitudinal 
and transverse components of the inverse effective-mass tensor, and a is the coefficient 
of nonparabolicity, as given in Table 3.2. 
The effect of strain in Si layers is to split the A-valleys as described in Chapter 2. 
The energy difference between the twofold degenerate valleys and the fourfold degener-
ate valleys is determined by the deformation potential and the amount of strain. The 
strain induced modifications are parameterised as a funct ion of Ge content according 
to the results of Rieger et al. [14]. The effective masses of the valleys are assumed to 
be unchanged. Changes of the nonparabolicity and scattering rates w i t h strain have 
also been neglected. 
To model the electron transport in bulk Sii_a;Gea;(for x < 0.8), we assume that the 
conduction-band structure remains Si-like w i t h six A-valleys whose effective masses 
remain unchanged. The additional mechanism of alloy scattering occurs in the alloy 
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parameters Si Ge 
Lowest minima Indirect Indirect 
Degeneracy 6 4 
Eg (eV) 1.12 0.644 
mi/m 0.916 1.64 
m,t/m 0.191 0.082 
rrihh/m 0.50 0.44 
mih/m 0.16 0.28 
A « o (eV) 0.044 0.29 
a {X valley eV"! ) 0.5 0.65 
Table 3.2: Energy band parameters for Si and Ge [42] 
and is described by the method described in Section 3.5.3 using the potential in Table 
3.3. The acoustic intravalley phonon scattering is treated as an elastic process. The 
deformation potential Dac for S i i - iGex is calculated by linear interpolation. The in-
tervalley A — A transitions are treated by considering both / and g processes wi th 
different deformation potentials of 9.3x10^° and 6.3x10^'' eV m~^ respectively In 
addition to electron transport, i t is necessary to consider the transport of holes in 
the npn-SOI L B J T simulations. The maxima of the valence bands of Si are at P. 
The heavy, light and spin-split-ofT bands are represented by simple spherical parabolic 
approximations. Band effective masses and other material parameters are listed in 
Table 3.3. 
I t is worthwhile discussing the expected accuracy of the bandstructure model em-
ployed in comparison to the more sophisticated f u l l band model. Figure 3.6 shows the 
first few conduction bands for Si obtained f rom an empirical-pseudopotential calcula-
t ion [22]. In addition to the six equivalent ellipsoidal constant energy surfaces which 
fo rm the conduction band edge, there is a second conduction band which is only 0.1 
eV higher. Thus electrons wi th kinetic energy > 0.1 eV may reside in either of the two 
conduction bands. 
A comparison of the density of electronic states of the silicon conduction band 
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parameters Si Ge Sio.77Geo.23 Sio.55Geo.45 
density p(kgm~^) 2330 5481 3018 3676 
sound velocity t>s(ms~^) 9044 5369 7767 6877 
nonparabolicity(A'valley) (eV~^) 0.5 0.65 0.385 0.275 
effective mass (mj*/mo) 0.9160 0.1791 1.117 1.31 
effective mass ( m j / m o ) 0.1906 0.2040 0.1937 0.197 
C u ( x l O i ° N / m 2 ) 16.75 13.15 15.92 15.13 
Ci2 (x lO^°N /m2) 6.5 4.94 6.141 5.79 
low-frequency dielectric constant (eg) 11.7 16.2 12.73 13.73 
high-frequency dielectric constant (coo) 10.82 16.2 12.06 13.24 
acoustic deformation potential (Dac (eV)) 6.0 7.996 7.190 7.4 
f, g deformation potential (10^° eV m"^) 9.3, 6.3 9.2, 9.2 9.2,9.2 
lattice constant a (A) 5.430 5.650 5.481 5.53 
alloy scattering potential AU (eV) - - 0.8 0.7 
bowing parameter - - -0 .19 -0.19 
Energy band gap (eV) 1.12 0.975 1.053 1.008 
Table 3.3: Material parameters at 300 K for Si, Ge, and 
S i i - i G e i used in the simulations [63,64] 
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Band Structure for Si obtained from the 
pseudopotential calculatioa [22]. 
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using the parabolic and nonparabolic valley models and the f u l l bandstructures is re-
ported in the work of Kunikiyo et al. [65]. The study reveals that the nonparabolic 
band model provides a reasonable approximation to the realistic density of states up to 
about 2 eV above the band edge. Nevertheless, the full-band Monte Carlo investigation 
of electron transport in unstrained Si by Bufler et al. [66] reveals that the analytical 
bandstructure model results in an overestimate of the electron d r i f t velocity at ener-
gies in a range above 130 meV. However, in the high energy region the d r i f t velocity is 
strongly underestimated by the analytical bandstructure model. 
Comparisons of the results of using parabolic, nonparabolic ellipsoidal and f u l l 
bandstructure models for high energy electron transport in silicon have been reported 
by Abramo et al. [67]. The study deals w i t h calculating the steady state energy dis-
t r ibu t ion of electrons in homogeneous, intrinsic silicon at room temperature. The 
calculations suggest that the nonparabolic ellipsoidal bandstructure model is a good 
approximation for electron energies up to about 1 eV. However, for higher energies, 
detailed full-band calculations are essential for accurate results. 
Obviously, self-consistent ensemble full-band Monte Carlo simulation of semicon-
ductor devices is the ideal for obtaining insight into the f u l l details of hot electron 
transport in semiconductor devices [22,65]. However, ful l-band Monte Carlo simulators 
involve large processing t ime even w i t h major computational resources, which in any 
case are not generally available for device technology development. Hence simulations 
based on nonparabolic elliposiodal, nonparabolic spherical or even simple parabolic 
bandstructure models are s t i l l widely used and have had substantial success in device 
simulations [42-44]. For example, Formicone et al. used a nonparabolic ellipsoidal en-
semble Monte Carlo simulation to model hole and electron transport in strained Si [68 
and submicron S i i - i G c i based MOSFETs [69]. Monte Carlo simulations of S i i -xGcj ; 
M O D F E T s by use of nonparabolic ellipsoidal bandstructure model of S i i - i G e j M O D -
FETs were carried out by Dollfus [70,71]. 
Chapter 4 
M O D F E T Simulations 
4.1 Introduction 
In an attempt to overcome some of the l imi t ing physical effects due to aggressive scal-
ing of MOSFETs, while maintaining compatibil i ty w i t h conventional processes, several 
new technologies have been developed as described in Chapter 2. In particular, dur-
ing the past few years, modulation doped Si/SiGe heterostructures grown on relaxed 
SiGe vi r tua l substrates have been shown to produce enhanced electron mobili ty, and 
have great potential for the development of fast Si-based M O D F E T s [19,37,72,73]. The 
improved electron transport in strained S i / S i i - i G c j ; M O D F E T s and the natural com-
pat ib i l i ty w i t h existing Si-CMOS technology makes the devices an attractive prospect 
for improving the circuit performance and packing density of u l t ra large scale inte-
grated circuits (ULSICs). Of interest in this chapter are the impact of strain on high 
field transport and the implications for the performance of deep submicron devices. 
I n the deep submicron regime, non-equilibrium carrier transport is expected to have 
a significant effect on the performance of field-effect transistors. Op t imum transistor 
design is ul t imately based on a f u l l understanding and accurate modelling of carrier 
transport i n the device and Monte Carlo simulation is now well established as a pow-
erful tool for studying the microscopic behaviour of carriers i n semiconductor devices 
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where semiclassical models of carrier transport are appropriate [44,45]. In this chapter, 
we describe studies of electron transport i n n-channel Si/Sio.77Geo.23 and Si/Sio.55Geo.45 
M O D F E T s using 2D self-consistent ensemble Monte Carlo simulation. The details of 
the transport model were described in Chapter 3. The simulation provides information 
on the microscopic details of the carrier behaviour, including carrier velocity, kinetic 
energy and carrier density, as a funct ion of position in the device, and provides a phys-
ical insight into device behaviour. Analysis of the microscopic and macroscopic data 
can provide valuable understanding of the device properties, and in addition, indicate 
possible ways to improve device performance. 
Section 4.2, describes a detailed analysis of the in-plane electron velocity-field char-
acteristics, of strained Si grown on Sio.77Geo,23 and Sio.55Geo.45 v i r tua l substrates, and 
also of unstrained Si. Both steady state and transient bulk properties have been stud-
ied. For the steady state bulk simulations, the d r i f t velocity of the electrons plotted 
against the homogeneous electric field is obtained. I n small devices, i t is expected that 
velocity overshoot w i l l play an important role in aiding high frequency performance. 
To this end, a study of the transient response of electrons to a stepped application of 
electric field has been performed. 
The simulations of n-channel Si/SiGe M O D F E T s that have been performed are 
described in Section 4.3. The simulated devices can be classified into two groups; 
moderate and high tensilely strained M O D F E T s . Four depletion mode devices are 
considered in the first group; three of them make use of a 0.23 Ge fraction whilst a 
0.25 fraction is used for the four th . The simulations have been carried out in order to 
investigate the high frequency performance. The effect of varying gate length LG and 
source-gate separation LSG are studied. For the higher Ge fraction of 0.45, two devices 
working in the depletion and enhancement modes are studied. The model devices are 
similar to those experimentally investigated by Gliick et al. [73]. For each group of 
devices the layer design and the geometries of the simulated devices are described first 
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and then the simulation results are presented and discussed. The simulations provide 
microscopic information on the carrier dynamics and also the output characteristics 
(drain current versus drain voltage), f rom which the transconductance {gm) can be 
obtained. The frequency response of the M O D F E T s is investigated by modelling the 
response of the device when a voltage pulse is applied to the gate. 
4.2 Simulation of electron transport in bulk Si and 
strained Si 
4.2.1 Steady state simulation results 
To investigate the performance of small, high-speed Si /Si i_iGea; MODFETs , i t is in-
structive to know the behaviour of the d r i f t velocity of electrons versus electric field for 
steady state and transient conditions in bulk material. To this end we have performed 
a detailed analysis of the in-plane velocity characteristics at 300 K of unstrained bulk 
Si and of bulk Si strained as i t would be i f i t were grown on Sio.77Geo.23 and Sio.55Geo.45 
vi r tua l substrates at 300 K . The present section is devoted to the steady-state case. 
The calculated steady state velocity-field curves are shown in Figure 4.1. The impuri ty 
concentration is taken to be I x l O ^ ^ m " ^ . The electric field is varied f rom 10"* to 2x10^ 
Vm~^ and the orientation of the electric field is chosen to be parallel to the [100] d i -
rection, which is the case in the active layer of most Si/SiGe M O D F E T s . 
Figure 4.1 shows that the velocity increeises monotonically w i t h increasing applied 
field, but eventually saturates at high field for both the unstrained Si and strained Si 
cases. I t is apparent that strain causes a significant enhancement of the in-plane d r i f t 
velocity-field for both x = 0.23 and 0.45 substrates, at least for electric fields up to 
about 15 M V m ~ ^ As explained in Chapter 2, the strain in Si splits the six-fold degen-
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Figure 4.1: Calculated steady state drif t velocity of electrons in bulk Si 
as i f grown on Sio.77Geo.23, Sio.55Geo.45 virtual substrates and bulk Si. The 
impurity concentration is assumed to be 10^ ^ m 
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Figure 4.2: Fractional valley occupation in bulk Si as i f grown on Sio.77Geo.23 
and Sio.55Geo.45 virtual substrates and bulk Si respectively. The impurity con-
centration is 10^^ m"^. The dotted line represents the fractional occupation 
of electrons in the A2 valleys for bulk Si. 
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erate A valleys into two groups. As a result the four valleys (A4) on the A axes parallel 
to the plane of the heterostructure lie higher in energy than the two valleys (A2) on the 
A axes normal to the plane, which have low mass parallel to the field. The velocity en-
hancement in strained Si at 300 K is part ly due to the smaller in-plane effective mass 
experienced by the electrons in the two lower energy valleys. There is also reduced 
/ - type intervalley scattering. Note that the d r i f t velocity for moderate tensile strain 
shows similar general behaviour to the high tensile strain case. Inspection of Figure 4.1 
reveals that the velocity enhancement is more efficient at low and intermediate elec-
tr ic fields; a consequence of the fact that the higher electric field strengths increase 
the population of the fourfold higher valleys w i t h their larger mean effective mass in 
the direction of transport. Under a low in-plane electric field <10^ V m ~ ^ ) , and a 
Ge fraction of 0.23 in the v i r tua l substrate, the valley spl i t t ing energy AEsput ~ 150 
meV is sufficient for most of the electrons to occupy the A2 valleys as shown in Figure 
4.2. Under higher electric fields the electrons tend to distribute among the A2 and A4 
valleys and more electrons reside in the A4 valleys at 20 M V m ~ ^ For the higher Ge 
content of 0.45, the larger valleys spl i t t ing {AEgpiu ~ 300 meV) means that more than 
50% of electrons s t i l l occupy the A2 valleys at 20 M V m ~ ^ . However, the saturation 
velocities are practically identical in both cases, at about 10^ m s ~ \ which is consis-
tent w i th experiment and other recent calculations [66,70,74-78]. For example the 
experiments of [74] show the saturation velocity of electrons in strained Si to be about 
0.9x10^ m s - i at 295 K . The f u l l band Monte Carlo simulations of Fischer et al. [78 
predict that the calculated electron d r i f t velocity saturates at about 0.95 x 10^ ms~^ 
in strained Si at 300 K , whilst the value for unstrained Si is slightly lower. Another 
f u l l band Monte Carlo study by Bufler et al. [66] shows a similar result in which the 
saturation velocity of electrons in strained Si grown on Sio.yGeo.s is about 1.05x10^ 
ms~^ whilst that for unstrained Si is 10^ ms~^ 
In the very high field regime, the electrons are distributed among the A valleys in 
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Figure 4.3: Average kinetic energy of electrons in bulk Si as i f grown on 
Sio.77GEO.23 and Sio.55GEO.45 virtual substrates and bulk Si, labelled as strained 
Si and unstrained Si respectively. The impurity concentration is assumed to 
be 10^ 1 m - ^ 
much the same way as in unstrained Si, and the d r i f t velocity is similar. The velocity 
saturation occurs in both strained and unstrained Si because the electrons lose energy 
by optical phonon emission. 
Figure 4.3 demonstrates the higher average kinetic energy of electrons in Si grown 
on Sio.77GEO.23 and Sio.55GEO.45 v i r tua l substrates compared w i t h that of unstrained Si 
for a given applied field along a [100] direction. The kinetic energy at thermal equi-
l ib r ium is ZkBT/2 = 39 meV at 300 K and increases monotonically wi th the field. 
The average kinetic energy increases wi th substrate Ge content for fixed field since the 
electrons in the A2 valleys must achieve a higher energy before they can transfer to 
the A4 valleys. 
As seen in Figure 4.3 the maximum average kinetic energy about 0.5 eV is ob-
tained for the applied field of 2x10' ' V m ~ ^ Referring to Figure 3.6, i t is expected 
that substantial number of electrons can occupy the second conduction band, aflFecting 
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the electron transport. In fact, the highest electric fields encountered in Monte Carlo 
simulation reported in this thesis is about 3 x 10^ V m " ^ as w i l l be seen in Figure 4.32. 
The corresponding maximum average kinetic energy is about 0.5 eV as illustrated in 
Figure 4.33. Thus, the results such as average kinetic energy and velocity obtained by 
use of an analytic bandstructure model as employed here may differ significantly f rom 
those obtained by use of f u l l band model. However, the overall output characteris-
tics such as drain current, transconductance and cut-off frequency may not differ f rom 
those obtained by use of f u l l band model. 
4.2.2 Transient response simulation results 
In this section, we describe the use of ensemble Monte Carlo simulation to study the 
transient response to a stepped electric field of electrons in strained and unstrained 
Si. Particular emphasis is placed on those short-time-short-distance phenomena that 
are expected to be important in small and very small devices. High electric fields are 
common in short-channel devices, and thus the transient or saturation velocities rather 
than the low field velocity (as determined by the low field mobi l i ty) may ult imately 
l i m i t the performance of small devices. 
Transient transport of electrons in unstrained and strained Si is simulated for elec-
tr ic fields of 2 X 10^, 6 x 10^ and 2 x 10^ V m " ^ applied along the [100] direction. 
Before the field is switched on, the superparticle ensemble is set up w i t h a Maxwellian 
energy distr ibution and associated random velocity dis tr ibut ion occupying the states 
of the degenerate A-valleys of unstrained Si and the split A-valleys in the strained 
case. These are the conditions that would exist i f the ensemble had been set up in 
some arbitrary distr ibution and a simulation had been carried out at zero field unt i l 
equil ibrium was achieved. 
Figure 4.4 shows the transient response of the electron d r i f t velocity at 300 K to 
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Figure 4.4: From top to bottom, average drif t velocity of electrons in bulk 
Si as i f grown on Sio.55GEO.45, Sio,77Geo.23 virtual substrates are plotted as a 
function of time. The relevant data for unstrained bulk Si has been plotted 
as a reference. The applied electric field intensities are 2x10^, 6x10^, and 
2x10'' Vm~^ respectively. A l l applied electric fields are oriented along the 
[100] direction. 
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applied fields of 2x10^, 6x10^, and 2x10^ V m " ^ Velocity overshoot is not found for 
the lowest field although the results do confirm the enhanced steady state d r i f t velocity 
for strained Si. A t the higher field of 6x 10^ V m " \ significant velocity overshoot occurs 
in strained Si reaching the peak of 2x10^ ms~^ for the higher tensile strain case, but 
the effect in unstrained Si is almost negligible. For the highest field, the peak velocity 
is about 2.5x10^ ms~^ for the higher tensile strain and a smaller but significant ef-
fect occurs in the unstrained material. In all cases, the velocity reaches its saturation 
value in less than ~ 1 ps. Consequently, i t is possible that the transient overshoot 
could be used to part ly overcome some limitat ions due to the velocity saturation for 
devices in the deep submicron regime. Velocity overshoot has a significant effect when 
the carrier transit t ime along the channel is comparable to the energy relaxation time 
and the changes in the Si band structure due to strain may have a significant impact 
on the effective channel velocity. As the momentum relaxation t ime is smaller, the 
electron distr ibut ion is shifted in momentum space but i t is somewhat later that en-
ergy relaxation becomes effective so that the dis tr ibut ion funct ion spreads out, and the 
d r i f t velocity decreases. This is particularly the case i f some scattering has an energy 
threshold as results f rom the energy spli t t ing of the A valleys in strained Si. 
Figure 4.5, shows the A2 and A4 valley occupancies as a funct ion of t ime for applied 
fields of 2x10^, 6x10^, and 2x10^ V m ' ^ at 300 K . The top picture corresponds to the 
moderate tensile strain case whilst the bot tom is for the high tensile strain case. The 
plots show that at the highest field about 60% of electrons occupy the A2 valleys for 
the higher tensile strain in agreement wi th the steady state results of Figure 4.2. 
4.3 Device simulation 
A substantial improvement of the in-plane electron transport properties of tensilely 
strained Si layers is suggested by the results on bulk material in the previous sections. 
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Figure 4.5: Proportion of electrons in A2 and A4 valleys in bulk Si as i f 
grown on Sio.77GEO.23 (top picture) and Sio.55GEO.45 (bottom picture) virtual 
substrates as a function of time for various applied electric field strength 
2x10^, 6x10^, and 2x10'' Vm"^ respectively. The electric field is oriented 
along the [100] direction. 
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We found an enhanced d r i f t velocity up to fields of approximately 2x10^ Vm~^ which 
can be expected to reduce the electron transit t ime in the high field regions of a M O D -
F E T . In addit ion the low field mobi l i ty is much increased, which is beneficial in the 
source and drain contact regions. Further, we have demonstrated overshoot effects 
resulting in a peak velocity of 2.5x10^ ms~^ Such effects in a short channel M O D -
F E T , could reduce electron transit times further and consequently boost the dynamic 
performance of the transistor. 
To investigate the improvement i n device performance that might be achieved due 
to the enhancement of carrier transport properties in strained Si layers, ensemble self-
consistent Monte Carlo simulations have been performed for n-channel Si/Sii_xGea; 
M O D F E T s . The simulated devices can be classified as moderate tensile strain {x = 0.23 
and 0.25 Ge fraction) and high tensile strain {x = 0.45 Ge fract ion). I n an attempt to 
optimise n - M O D F E T performance, the following factors have been considered [79,80]. 
1 ) SiGe buflFer 
Obviously, a larger Ge content in the buffer provides stronger electron confinement 
in the channel due to the larger strain induced spl i t t ing of the A2-A4 valleys. A large 
conduction band discontinuity is desirable to confine the electrons to the Si channel. 
However, in practice the production of Ge-rich relaxed v i r tua l substrates requires the 
growth of deep graded buffer layers which are several microns in depth, and which is 
comparatively costly. 
2 ) Strained Si channel 
The thickness of the strained Si layer has to be kept below a cri t ical thickness. 
Otherwise, the homogenous strain energy, which increases w i t h increasing layer thick-
ness, becomes so large that i t becomes energetically favourable for misfi t dislocations 
to be introduced. Normally the thickness of the channel is around 5-20 nm [81], The 
4.3. Device simulation 80 
Si channel is the desired path for source to drain electron transport but in some cases 
electrons cannot transfer completely f rom the supply layer to the channel. The supply 
layer is then a second, parallel path wi th a low mobi l i ty as a result of the presence of 
donor impurities and alloy scattering. 
3 ) SiGe spacer layer 
The spacer layer is an important element of modulation-doped structures since i t 
further increases the separation of electrons f rom the ionised donor impurities, which 
can improve the electron mobili ty. Nonetheless, a thick spacer can also decrease the 
electron concentration. A trade-off between the electron mobi l i ty and the electron con-
centration in the channel has to be made. 
4 ) Concentration of the 2D electron gas in the strained Si channel 
I f we assume that all donor levels in the Si i - iGej; supply layer are activated and 
the electrons are transferred to the Si-channel layer, the area density is Npd, where 
ND is the doping density in the supply layer and d is the thickness of the supply layer. 
To obtain a high electron density in the channel i t is necessary to have a high donor 
concentration in the supply layer and a th in cap layer and gate-to-channel separation 
to ensure effective charge transfer f rom the supply layer to the channel. Reducing the 
gate-to-channel separation also increases the transconductance but i f taken too far i t 
can result in a decrease of the electron mobi l i ty due to interface roughness effects. 
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Device Ge content LG ifim) LsG (A*m) LsD ifJ-m) hcH (nm) hcc (nm) LG/hac 
1 0.23 0.09 0.09 0.5 10 35 2.57 
2 0.23 0.1 0.1 0.3 10 35 2.86 
3 0.23 0.07 0.05 0.25 10 35 2.00 
4 0.25 0.2 0.15 0.5 5 25 8.00 
Table 4.1: Device parameters used in simulations of n-
channel SiGe MODFETs with moderate tensile strain. For 
devices 1-3, Ge fraction of 0.23 is used. Device 4 employs 
a 0.25 Ge fraction. {LQ • gate length, LSG • source-gate 
separation, LSD '• source-drain separation, hen '• channel 
depth, hoc • gate-to-channel separation, La/hcc '• aspect 
ratio) 
4.4 Results for moderate tensilely strained Si n-
channel M O D F E T s 
4.4.1 Layer design 
To achieve a reasonable conduction-band oflFset between Si and Sii_iGea;, a high Ge 
content in the S i i - i G e j layer is required. Figure 2.8(a) shows the conduction band 
offset between strained Si and Sio.77GEO.23 to be about 139 meV. In addition, the split-
t ing of the A2-A4 valleys is about 152 meV for a strained Si layer on Sio.77GEO.23, and 
scattering into the higher valleys in the silicon layer can only happen i f the electrons 
actually have sufficient energy to escape the channel well. From the technological point 
of view, smaller Ge fraction layers are preferred because of the lower cost of fabrication. 
I n this regard, experimental results for strained Si n - M O D F E T s show that promising 
performance is possible w i t h a 0.2-0.3 Ge fraction [37,72]. For example, a cut-off fre-
quency fr as high as 62 GHz for an n-Si/Sio.75Geo.25 M O D F E T at a low drain bias of 
1 V has been reported recently by the I B M group [37 . 
We have studied three depletion* mode devices w i t h a modulation-doped het-
Tield effect transistors can be designed to work in enhancement or depletion mode, depending 
on the required applications. Enhancement or depletion mode operation can be achieved by the 
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erostructure of Sio.77GEO.23/Si/Sio.77GEO.23 and gate lengths of 0.09, 0.1 and 0.07 (la-
belled as device 1, 2, and 3 respectively and illustrated in Figure 4.6). The devices 
are similar to those being investigated experimentally by a number of groups, such 
as Daimler-Chrysler [73], and I B M [82]. The effect of varying the gate length LQ and 
source-gate separation LSG has been studied. The 10 nm thick tensile strained Si chan-
nel is undoped and separated f rom the supply SiGe layer by a 15 nm thick Sio.77GEO.23 
spacer layer. The doping of the supply layer Sio.77GEO.23 is taken to be 5.0x10^"* m"^ , 
and the background doping of the substrate is 10^^ m"^ . The device parameters are 
summarised in Table 4.1. The gate is deposited on a 5 nm thick Si cap-layer doped to 
10^^ m~^. The gate Schottky barrier height $ B is assumed to be 0.8 eV. The gate-to-
channel separation is 35 nm. The source and drain implants have a doping density of 
10^^ m~^. The temperature for the simulations has been set at 300 K . 
In addition to the three devices described above, another depletion mode device (la-
belled as device 4 ) has been considered whose structure is similar to the Si/Sio.75GEO.25 
M O D F E T demonstrated by the I B M group w i t h / r = 62 GHz at 1 V drain bias [37. 
The structure of devices 1-3 has been modified to get something as close as possi-
ble to the device investigated experimentally by Koester et al. [37]. Device 4 has a 
modulation-doped heterostructure of Sio.75GEO.25/Si/Sio.75GEO.25- The 10 nm thick ten-
sile strained Si channel is undoped and separated f rom the donor supply layer by a 
t h in (5 nm) spacer layer Sio.75GEO.25- The doping of the 15 nm thick supply layer is 
4x10^'' m~^, the background doping of the substrate is the same as for devices 1-3 but 
the source and drain implants are now 4x10^^ m~^. The gate is centred between the 
source and drain contacts and deposited on a 5 nm Si cap-layer doped to 10^^ m~^. 
Note that the gate-to-channel distance is now reduced to 25 nm. In order to get output 
characteristics as close as possible to those reported experimentally, the gate Schottky 
barrier height $ B has been varied f rom 0.8 - 1 V . The simulations have been done for 
appropriate choice of doping level or by recessing the gate so that it is closer to the channel. 
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Figure 4.6: (a) Layer design of Si/SiGe n-MODFET with moderate ten-
sile strain (a; = 0.23 or 0.25) and the corresponding conduction band profile 
in equilibrium. At these Ge contents the band offset at the heterojunction is 
about 150 meV. (b) The simulated device structure. A 10 nm tensile strained 
Si quantum well is grown on a relaxed Sio.77GEO.23 virtual substrate, and is 
modulation doped via the top supply layer (15 nm, SxlO'^^ m~^). The con-
fined electron gas is separated from the supply layer by a 15 nm spacer (back-
ground doping density 10'^ ^ m~^). Source and drain implants are taken to be 
1x10^^ m~^. The gate is deposited on the top of the Si-cap layer (5 nm) and 
a Schottky barrier height of 0.8 eV has been used to represent the contact 
potential at the gate electrode. 
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Figure 4.7: Simulated drain current plotted as a function of drain voltage at 
different gate voltages for the simulated Si/Sio.77Geo.23 MODFET: device 1 
illustrated in Figure 4.6 with a gate length 0.09 ^ m . The gate voltage ranges 
from - 1 V to +0.5 V in 0.1 V intervals. 
a temperature of 300 K . 
Ini t ia l ly , the cell size used for the mesh in the central region (see Figure 3.4) in the 
simulations of device 3 was 5.21 x 5 nm^ (horizontal xvert ical) and 7.81 x 5 nm^ for 
the more highly doped source and drain implants. However, due to the small channel 
and gate lengths employed in this structure, the effect of reducing the cell dimension in 
the longitudinal (source-drain) direction was investigated. The number of mesh cells 
was 48 X 64 in the central region. Further simulations in which the number of mesh 
cells in the central region were 64 x 64 and 96 x 64 respectively have been performed. 
The corresponding mesh dimensions are 3.91 x 5 nm^ and 2.60 x 5 nm^. Figure 4.8 
shows the A2-valley population, average kinetic energy, d r i f t velocity of electrons, and 
longitudinal electric field recorded along the channel of device 3. The bias condition 
is Vps = 1 V and VGS = 0.3 V . I t can be seen that the results obtained using the 
smaller and smallest cell dimensions have somewhat higher values compared to those 
using the in i t i a l cell dimensions. However, the results for the smaller and smallest cell 
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Figure 4.8: (a) A2-valley population recorded along the channel, (b) Aver-
age kinetic energy of A2 and A 4 electrons, (c) Average longitudinal velocity of 
A2 and A4 electrons, (d) Longitudinal electric field. Note the purple dashed 
line, black line, and red dashed line represent the data by use the number of 
mesh cells in the central region of device 3 of 48 x 64, 64 x 64, and 96 x 64 
respectively. 
dimensions are very similar, which suggests that cells w i t h dimensions of 3.91 x 5 nm^ 
can be used to ensure results of acceptable accuracy wi thout too large a penalty in 
terms of computing time. Af ter following a similar procedure for the other devices, the 
cell dimensions in the central region used for devices 1-4 were chosen as 5.21 x 5 nm^, 
4.69 x 5 nm^, 3.91 x 5 nm^, and 7.81 x 5 nm^, respectively. 
The cells have a vertical dimension of 5 nm which is half the channel thickness. I t 
would be nice to obtain results w i th smaller cells but 5 nm is the min imum value that 
can be achieved in the M O D F E T devices studied here. Further reduction of the cell size 
in the vertical (gate-bulTer) direction is not possible due to the memory requirement in 
the computations. The problem lies in solving Poisson's equation by combining Fourier 
transforms in the horizontal direction (source-gate) w i t h Buneman cyclic reduction in 
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the vertical direction (gate-buffer) [61]. The flexibility of the fast Fourier transform 
method permits practically any number of cells for the horizontal extent of a region, 
but the number of cell in the vertical direction is restricted to a power of two. Because 
of the need for the cells to match at joins between regions, doubling the number of 
cells in the central region also require doubling the number of cells in the source and 
drain regions. I t might seem that the problem could be circumvented by spl i t t ing the 
central region and having a small region which w i t h includes the channel. However, 
then the tota l number of joins exceeds a predefined l i m i t in SLURPS. 
4.4.2 Device Characteristics and Analysis 
1 ) S ta t i c ( D C ) character is t ics 
Simulations of the dc current characteristics have been carried out using 30,000 
electron superparticles. Figure 4.7 shows the simulated output characteristics of de-
vice 1 for various applied gate voltages. The device works in depletion mode which 
means that a negative bias at the gate is required to t u rn the conducting channel 
off. The calculated intrinsic drain current is about 270 m A mm"^ at V ^ s = 1 V and 
V G S = 0.5 V . Because of the large amount of computing t ime required for the sim-
ulations, a complete set of output characteristics has only been calculated for device 
1 and then only up to VDS = 1 V . For the remaining devices, Figure 4.9 shows the 
output characteristics at selected biases. One of the most important figures of merit of 
a transistor is the transconductance (p^) , which relates the small-signal drain current 
to the small-signal gate voltage at fixed drain voltage [33]: 
AIo 
9m = (4.1) 
Vjjs—constant AVb 
Simulations at Vps = 1 V and w i t h gate bias varied f rom - 1 . 0 V to 0.5 V in 0.1 V 
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Figure 4.9: Simulated drain current plotted as a function of drain voltage 
at maximum and minimum gate voltages for simulated Si/Sio.77Geo.23 MOD-
FETs (device 1-3) and Si/Sio.75Geo.25 MODFET (device 4). The maximum 
drain bias is 1 V. For devices 1 and 3 the applied gate voltage ranges from 
— 1 V to -1-0.5 V. The applied gate voltage ranges from —1 V to -1-0.6 V for 
device 2 and 0 V to 0.5 V for device 4. The experimental result (dashed line) 
taken from [37] is shown for comparison for device 4 at the gate voltage of 
0.4 V. 
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steps have been performed in order to derive the transconductance of each device. The 
transconductance as a funct ion of gate voltage for device 1 is shown in Figure 4.10(a). 
The intrinsic drain current (Ip) is also plotted in the same figure. The results show a 
general pattern in which the transconductance increases w i t h the gate voltage at low 
gate bias, but, as the gate bias is raised further, the transconductance levels off and 
then starts to decrease. For device 1, the calculated maximum intrinsic transconduc-
tance is about 200 mS mm~^ at a gate voltage of 0.3 V , which is comparable to the 
devices investigated in [37]. This moderate value of the transconductance is due to 
relatively large gate-to-channel spacing of 35 nm, and the source-channel access resis-
tance. 
In principle, ideal M O D F E T operation requires electron transport under the gate to 
occur only in the channel layer, w i th the supply donor layer remaining depleted. Other-
wise, degradation in device current, transconductance, and switching speed is expected 
to occur, since all of the properties depend on the average electron velocity, which is 
considerably lower in the supply layer. The figures of merit for M O D F E T s therefore 
depend on the fraction of the electrons induced in the device by the gate voltage that 
are transported in the channel, and on the average electron velocities in the channel 
and the supply layer. The drain current is l imi ted at gate voltages YGS > - 0.2 
V , by the appearance of a parasitic transport path in the SiGe supply layer and by 
gate leakage current. I n particular, for a gate voltage exceeding 0.3 V for device 1 w i t h 
drain bias 1 V , strong charge accumulation occurs in the supply layer. 
The effect is illustrated by the superparticle dis tr ibut ion i n device 1 shown (solid 
circle : A2-electrons, open-square : A4-electrons) in Figure 4.11. I t is apparent f rom 
the Figure 4.11(a) that no parallel conduction channel forms in the upper supply layer 
under the gate in the case of negative gate voltage bias. However, parallel conduction 
does occur i n the upper supply layer in the absence of gate bias. Increasing the gate 
voltage to 0.5 V causes a stronger parallel conduction channel. 
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Figure 4.10: (a)-(d) The transfer characteristics of devices 1-4 for 1 V 
drain bias wi th the drain currents given by the left hand side vertical scale. 
The transconductance (slope of the transfer characteristic) is also shown 
as a long dashed line for each device with gm given by the right hand side 
vertical scale (same numerical values as left hand scale). The maximum in-
trinsic transconductances gm of devices 1-4 are about 200, 230, 300, and 120 
mS mm~^ at gate voltages of 0.3, 0.3, 0.3, and 0.4 V respectively. The thresh-
old voltage {VT) is determined by extrapolating the linear part of the transfer 
characteristic to zero as indicated by the dashed line for each device. VT for 
devices 1-4 is about -0.9, -0.75, -0.9, and-0.45 V. 
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Normally we expect the transconductance of a M O D F E T to be enhanced as the 
channel length Lch and/or gate length LQ is reduced or the drain-source bias is in-
creased. However, the expected dependence is complicated for deep-sub-micrometer 
values of Lch due to short channel effects and velocity overshoot. Other simulations, 
that we have carried out but not shown here, suggest that increases f rom 200 to 
250 mS mm~^ as the drain voltage increases f r o m 1 V to 1.5 V . Not surprisingly, 
the transconductances for shorter channel devices at a drain bias of 1 V are higher 
than 200 mS m m ~ \ Figure 4.9(b) shows that the maximum intrinsic transconduc-
tance derived f rom the transfer characteristic of device 2 is about 220 mS mm~^ at 
V G 5 = 0.5 V while the corresponding value for device 3 (Figure 4.9(c)) is about 240 
mS mm"^ ( at VGS = 0.3 V ) . Hence, decreasing the channel length by about 40-50% 
results in enhancement of the transconductance by about 20-25%. Note that the max-
imum intrinsic transconductance of device 4, w i t h a much longer channel, is about 120 
mS mm~K Experimentally, devices of this type exhibit a peak extrinsic transconduc-
tance of approximately 135 mS mm~^ [37 . 
For R F applications, an important figure of merit for the speed of response of a 
transistor is the frequency at which the current gain in a common-source configuration 
becomes uni ty for short-circuit conditions at the output [33]. This is referred to as 
the uni ty current-gain frequency or cut-off frequency ( / T ) - In the simplest model, this 
can be determined f rom the transconductance and tota l gate capacitance Cg using the 
expression [33]: 
I t follows that i f Cg is taken as constant for al l the simulated devices, we expect that de-
vice 3 w i l l show the highest cut-off frequency while device 1 w i l l show the lowest. More 
generally Equation 4.2 shows that the ratio of transconductance to gate capacitance 
provides a useful guide to the effect of geometry on high-frequency F E T operation. The 
transconductance (gm) can be easily obtained f r o m the transfer characteristic curve as 
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Figure 4.11: Superparticle distribution in device 1 (solid circle : A2 elec-
trons, open square : A 4 electrons) for various drain (Vbs) and gate (VGS) 
voltages. 
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explained previously. The to ta l gate capacitance (Cg) can be obtained directly f rom 
the Monte Carlo simulation since the charge throughout the device is available at each 
t ime step. However, this calculation w i l l underestimate the capacitance of the real 
device because i t does not take into account the parasitic capacitances [ 8 3 ] . We also 
calculate fr in the absence of parasitic effects and refer to i t as the intrinsic cut-off 
frequency Z^. A n alternative method for obtaining which we have adopted, is to 
calculate the current gain directly f rom the Monte Carlo simulations. 
Another important parameter for FETs is the threshold voltage {VT), which is the 
gate-source voltage necessary to just allow the passage of drain current. The threshold 
voltage can be determined directly f rom the linear part of drain current versus gate-
source voltage curve as illustrated in Figure 4 . 1 0 . The threshold voltages of devices 1 
and 2 are about the same, at —0.8 V , whilst Vr is about —0.9 V for device 3 and —0.6 
V for device 4 . 
2 ) In tr ins i c Response of M O D F E T 
We start the discussion of the time-dependent behaviour of the M O D F E T s by consid-
ering the response of device 3 to a step change in gate voltage. The in i t ia l condition 
is the steady state wi th VDS = 1 V and Vas = 0 V . A t t ime t = 0"^s the gate bias is 
instantaneously switched to VG5 = 0.5 V . The response of the drain current Ip (solid 
line), gate current IQ (dotted line), and source current Is (dashed line) is shown in 
Figure 4 . 1 2 . The convention is that an inward-flowing terminal current is positive. 
The currents include both the particle and displacement components and Figure 4 . 1 2 
shows the transient phase (phase I ) and the subsequent steady state (phase I I ) . The 
transient phase is characterised by the flow of substantial currents through all the ter-
minals. Dur ing this phase the gate current decreases w i t h t ime while the drain and 
source currents increase. I n the steady state, the gate current is close to zero while the 
source and drain currents are equal in magnitude but opposite in sign. The sum of the 
4.4. Results for moderate tensilely strained Si n-channel MODFETs 93 
400 
phase n 
^ -200 
lime (ps) 
Figure 4.12: The source, drain and gate currents Is, ID, and IQ ssa function 
of time for the gate step response of device 3. The drain-source bias is 1 V. 
The gate voltage is pulsed from 0 V to 0.5 V at time < = 0. 
currents is zero to wi th in statistical error at all times. The transient current through 
the gate is characteristic of the discharging of a capacitor in response to a change in 
applied voltage. Here the discharge process is accompanied by a reduction in the extent 
of the gate depletion region in the channel. This process influences the drain current 
and therefore i t is to be expected that the current should have a response t ime that is 
similar or greater. A n additional delay might be expected because the drain current 
response is carried by the electrons in the channel and i t takes a finite amount of time 
for the electrons to reach the drain f rom the source but i t is apparent f rom the figure 
that this effect does not add significantly to the response t ime. 
3 ) D y n a m i c ( A C ) characterist ics 
The DC characteristics in Section 4.4.2 show that approximately 40 - 50% improve-
ment of transconductance (gm) is obtained when the channel length is decreased f rom 
4.4. Results for moderate tensilely strained Si n-channel MODFETs 94 
0.5 fim (device 1) to 0.25 / /m (device 3). Equation 4.2 suggests that an associated 
increase in device speed might be expected. However, instead of using Equation 4.2, 
we have performed simulations of device response to obtain a value for the intrinsic 
cut-off frequency / i directly. Of particular interest is the effect of source-gate separa-
t ion (LSG), gate length (LG), and gate-drain separation (LGD) on the cut-off frequency. 
Note that these parameters also affect the parasitic capacitances of the devices, which 
are not included in our model but could have a significant influence on device perfor-
mance. 
The frequency response has been investigated by applying a series of truncated sine 
voltage pulses to the gate contact w i t h the device i n the common source configuration 
as illustrated in Figure 4.13(a) [84]. The t ime dependence of the voltage signal is 
V,ate{t) -Vo + Km^Htuae (^ ^^^^^7 )^ (4-3) 
where VQ is the steady state gate bias upon which the modulat ion signal at angular 
frequency u is superimposed, Vampiuude is the peak amplitude of the signal, T is its 
duration. A 100 ps duration sinc-form pulse is used which provides a flat frequency 
spectrum up to 100 GHz. The number of superparticles used in the simulations was 
increased to about 50,000 in order to suppress noise to an acceptable level. 
For device 1, a signal w i t h Vampntude = 0.2 V is superimposed on a steady gate 
bias Vo = 0.3 V . The drain bias is 1 V . Figure 4.13(b) illustrates the voltage as a 
funct ion of t ime applied to the gate, the output drain current response Idrain and the 
corresponding gate current Igate- Note that the gate current is about TT/2 out of phase 
w i t h the drain current. The phase delay can be understood in terms of the equation 
for the tota l current flow through contact i [44], 
where Qi is the charge flow in the form of individual charged particles and the second 
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Figure 4.13: (a) MODFET as a current amplifier, (b) The simulated 
frequency response of a Si/Sio.77Geo.23 n-channel MODFET (device 1) to 
a sine gate voltage pulse. Prom top to bottom, the gate voltage (Vgate) as a 
function of time for a truncated pulse of duration 100 ps, the drain current 
response (/drain)> and the gate current (/gate)-
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Figure 4.14: Logarithmic plot of the intrinsic current gain calculated for 
n-channel MODFETs with various gate lengths. The intrinsic current gain 
cut-ofF frequencies for the four devices are 40 ± 10, 50 ± 10, 80 =t 10 GHz, 
and 20 ± 10 GHz, respectively. 
term on the right hand side represents the displacement current caused by temporal 
changes in the applied electric field F at the contact (whose area is represented by the 
vector S ) . The gate current is mainly displacement current since the gate is a Schottky 
barrier contact. Some displacement current also flows in the source and drain but the 
magnitude is much smaller than for the gate. 
Similar frequency responses have also been obtained for the other devices. How-
ever, a 200 ps duration sinc-form pulse, providing a flat frequency spectrum up to 50 
GHz in the frequency domain is used for device 4 because of its inferior high frequency 
performance. The current gain has been derived as a funct ion of frequency by taking 
fast Fourier transforms of the simulated drain and gate current signals, and then cal-
culating the ratio of the drain and gate current transforms. 
The unity current gain cut-off frequency is expected to increase as the channel 
length is reduced since the electron transit t ime is also reduced. Therefore i t is expected 
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that f r w i l l increase as the channel length is reduced f r o m the 0.5 fim of device 1 to 
the 0.3 /xm of device 2 and the 0.25 / /m of device 3. This is verified i n Figure 4.14. The 
intrinsic current gain cut-off frequency reaches 80 ± 10 GHz for the smallest device 
simulated here, which is device 3 {LCH = 0.25 ^ m , LG = 0.07 ^m). In contrast device 
4 {LCH = 0.5 ^ m , LQ = 0.2 nm) has a cut ofF-frequency of only 20 ± 10 GHz, which 
is about half that found in device 1{LCH = 0.5 fim, LQ = 0.09 fim). Apar t f rom the 
longer gate length {LG — 0.2 fim) and centred gate configuration employed in device 
4, the reason for the lower performance relative to device 1 is the lower doping in the 
supply layer and in the contact implants. The device investigated experimentally by 
the I B M group has a cut-off frequency of 62 GHz at the drain voltage of 1 V [37]. By 
increasing the doping density of source and drain implants to 10^^ m~^, to enhance 
electron injection, and at the same time decreasing the doping of the supply layer f rom 
4x10^'* m~^ to 3x10^^ m~^, to keep good agreement between the simulated and exper-
imental output characteristics, i t is possible to raise f j , to 40 ± 10 GHz, as illustrated 
in Figure 4.15(b). We w i l l refer to this device as device 4*. Figure 4.15(a) shows that 
the highest gm of device 4* is about 120 mS mm"^ at zero gate voltage. Note that the 
gm of device 4 reaches its peak value of about 150 mS mm~^ at a gate voltage of 0.4 
V (Figure 4.10(d)). The experimental device investigated in [37] has a gm which peaks 
at about 135 mS m m " ' at a drain bias of 1 V and zero gate voltage. Figure 4.15(a) 
shows that the simulated drain current agrees well w i t h the experimental results de-
noted by the dashed-line. 
The reduction of current gain at higher frequency can be explained by inspecting 
the small-signal equivalent circuit illustrated in Figure 4.16. Since the output is taken 
f rom the drain while the input is applied to the gate, the gate-to-drain capacitance CDG 
can be considered as a feedback capacitor f rom the output back to the input. The out-
put is then out of phase w i t h respect to the input signal because of the feedback signal 
through the gate-to-drain capacitance. As the frequency of the input signal increases. 
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Figure 4.15: (a) The transfer characteristics for 1 V drain bias of de-
vice 4*. The maximum intrinsic transconductance (dotted-line) is about 
120 mS mm~^ at zero gate voltage. Note the error bars on the simulated 
values take account of the fact that noise on the simulated drain current 
is at least ±10 mA mm"^, when 30,000 electron particles are used for the 
simulation. Experimentally the gm of the device investigated in [37] is about 
135 mS mm~^ at the same bias arrangement, (b) Logarithmic plot of the 
maximum intrinsic current gain calculated for device 4 and 4*. The intrin-
sic current gain cut-off firequencies f j , for devices 4 and 4* are 20 ± 10 and 
40 ± 10 GHz, respectively. 
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Figure 4.16: Equivalent circuit model of MODFET. 
the effect of the negative feedback capacitance also increases and the observed current 
gain begins to decrease rapidly. 
Another figure of merit in characterising transistors for R F application is fmax (max-
imum frequency of oscillation). The maximum frequency of oscillation is the maximum 
frequency at which the device can s t i l l be used as an oscillator [33]. Actual ly fmax, 
which is a funct ion of fx, indicates the abil i ty of a given transistor to deliver the in-
trinsic performance to an external circuit and is the ul t imate figure of merit for system 
performance. The determination of fmax is not only dependent on the intrinsic device 
but also on the external circuit. This requires the inclusion of the parasitic-resistance 
and capacitance effects into the Monte Carlo model, and is not considered here. 
4 ) Microscopic Behav iour 
To understand the device performance of deep submicron devices, i t is necessary to 
obtain a good understanding of the underlying physics that governs their operation. A 
self-consistent ensemble Monte Carlo device simulation is well suited for this purpose 
since at every t ime step the coordinates and electronic states of al l the electrons are 
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Figure 4.17: The conduction band edge (A2) of device 3 at 1 V drain bias 
and 0.3 V gate voltage. 
available together w i t h the distr ibution of electrostatic potential or field throughout 
the device. 
Figure 4.17 shows the energy of the A2 conduction band edge for device 3 as 
a funct ion of position at a drain-source bias of 1 V and a gate voltage of 0.3 V . The 
device has its peak transconductance under these conditions. On the basis of the figure 
we might expect that A2 electrons injected at the source are heated along the chan-
nel under the gate due to the longitudinal electric field, and some of them w i l l reach 
the threshold kinetic energy for non-polar (intervalley) phonon scattering into the A4 
satellite valleys. 
The conduction band edge energy is plotted as a funct ion of position along the 
channel for devices 1-4 in Figure 4.18(a). The conduction band in the source and drain 
regions is quite flat compared w i t h the channel region. The region of high longitudinal 
field is more extensive in devices 2-3. As a consequence, the average d r i f t velocities 
of electrons along the channels of devices 2-3 are expected to be higher, provided the 
electron velocity does not saturate. Figure 4.18(b) shows how the conduction band 
edge varies through the thickness of the channel f rom the buffer to the gate of device 3, 
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Figure 4.18: (a) Conduction band edge as a function of position along the 
channel for devices 1-4. The drain bias is 1 V. The gate voltages are 0.3, 
0.5, 0.3, and 0.4 V for devices 1-4, respectively, (b) Conduction band edge 
through the device 3 under the gate. The bias arrangement is the same as in 
(a). The dashed Une corresponds to the A4 valleys conduction band edge. 
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which is the smallest device simulated in this study. Immediately, under the Schottky 
gate, there is the expected conduction band barrier. The channel w i t h a barrier height 
of 0.15 eV is also apparent in the figure. 
I n order to understand the carrier dynamics in the devices, i t is instructive to ob-
tain the carrier energy, velocity and population profiles as a funct ion of distance along 
the device. Longitudinal A2 electron velocities along the channel of the four devices for 
YDS = 1.0 V , w i t h V c chosen to provide maximum transconductance for each device, 
are shown in Figure 4.19(a). The average electron velocity increases steeply near the 
source edge of the gate and then increases more gradually thereafter. I n devices 2 and 
3 the maximum velocity Vm of A2 electrons is significantly higher than the saturation 
velocity Vgat (which is about 1x10^ ms~' ) whilst Vm is close to the saturation value for 
device 1. The average electron velocity in device 4 is also depicted w i t h the maximum 
velocity of A2 electrons predicted to be 1.5x10^ ms~'. However, the larger part of the 
channel of device 4 has a much lower electron velocity, resulting in a lower velocity 
averaged along the channel than in the other devices, and hence a lower cut-off fre-
quency of 20 ± 10 GHz. 
I t was pointed out in Section 4.2 that the average electron kinetic energy increases 
monotonically w i t h increasing electric field in bulk material. We also reported an en-
hancement of the kinetic energy of electrons in strained Si. However, in a M O D F E T the 
electric field is a funct ion of position, which complicates the interpretation of the sim-
ulated results. Figure 4.19(b) shows the profile of the corresponding average electron 
energy as a funct ion of position along the channel of the devices. The bias conditions 
are the same as for Figure 4.19(a). As the electrons flow f rom the source to the drain 
they gain kinetic energy as they are accelerated by the electric field. Recalling that 
the strain induced energy spl i t t ing of the A valleys for 23-25% Ge fract ion is about 
0.15 eV, electrons in the A valleys whose energies are higher than the spl i t t ing can 
scatter f rom A2 to A4 valleys via non-polar optical phonon intervalley scattering. The 
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Figure 4.19: (a) Average longitudinal velocity of A2 valleys electrons along 
the channel of devices 1-4 for the bias which gives the maximum transcon-
ductance for each device at {VGS = 0.3, 0.3, 0.3, and 0.4 V for devices 1-4. 
and VDS = 1 V ) . (b) Average kinetic energy of A2 + A4 valleys electrons at 
the same bias arrangements as in (a). 
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Figure 4.20: Longitudinal electric field recorded along the channel of devices 
1-4. The drain-source bias is 1 V. The gate voltage is selected to provide an 
intrinsic maximum transconductance for each device. 
intervalley transfer results in a reduction of the average kinetic energy of electrons. 
To consider the electron heating in more detail i t is instructive to look at the longi-
tudinal electric field along the channel of each simulated device as shown in Figure 4.20. 
There are field spikes at the source region-channel and drain region-channel interfaces 
wi th the lower doping of the source and drain implants in device 4 resulting in smaller 
spikes at the interfaces than for the other devices. In the simplest 1-dimensional model, 
the sequence of source-channel-drain in the M O D F E T can be thought of as an n"'"-i-n"'" 
structure. I n such a structure, the out-diffusion of electrons f r o m the highly doped n"*" 
regions creates space-charge regions between the high-low junct ion (n+-i interface) and 
the low-high junct ion (i-n"*" interface). This space-charge layer produces an electric 
field, which causes a d r i f t current opposite to the electron diffusion. The field distribu-
t ion reach its maximum value at the position where the space charge changes sign. For 
an n'^-i doping sequence the field spike is positive while the reverse sequence produces 
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a negative spike. 
A similar strong spill-over of carriers from the n+ to the n-region is also reported by 
Starikov et al. [85] in a Si structure. In [85], hydrodynamic and Monte Carlo simula-
tions of n+-n-n+ Si structure with doping levels n = 2 x 10^ ^ m~^ and n+ = 5 x 10^ ^ m~^ 
was investigated. The electric field spike at the n^-n homojunction was found to have 
a peak value around 4 x 10^ Vm~^ when a bias of 1.5 V was applied. The hydrody-
namic calculation of an n-i-n structure, with an i-region thickness of 0.4/im reported by 
Ramaswamy et al. [86] also shows similar features with an electric field spike around 
3 X 10^ Vm~^. Apart from the spikes the field strength in the source and the drain 
regions is very small but i t is much larger around the gate where i t reaches between 
about 5 and 9 MVm"^ depending on the particular device. 
The electron energy is related to the field profile and therefore the fractional occu-
pancies of the A2 and A4 valleys are functions of position in the devices. Figure 4.21 
shows the fractional occupation of electrons in the A2 and A4 valleys for the four simu-
lated devices. In the source and the drain regions of devices 1-3, about 80% of electrons 
occupy the A2 valleys whereas the relevant value for device 4 is about 90%. In all the 
devices, i t is only in the channel region that the valley populations change significantly 
from these values. For each device, over a large part of the channel most electrons 
remain in the A2 valleys, to the benefit of the average electron velocity. However, 
electrons are strongly heated near the gate due to the high local electric field, with a 
resultant fall in the A2 electron population. In device 3, the A2 valleys occupation 
decreases from about 95% in source region to about 65% on the drain side of the gate. 
I t was shown in Section 4.2.2 that a significant velocity overshoot occurs in strained 
Si grown on a Sio.77GEO.23 virtual substrate, reaching a peak value of 1.5 x 10^ ms~^ for 
a stepped application of an electric field of 6x10^ V m ~ ^ Hence, it might be expected 
that the overshoot velocity effect would be found in our simulated devices, and espe-
cially in devices 2-4. Figure 4.22(a)-(d) depicts the average drift velocity of electrons 
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Figure 4.21: Fractional occupation of the A2 and A4 valleys recorded along 
the channel of device 1-4. The drain bias is 1 V. The gate voltage applied for 
each device provides the maximum intrinsic transconductance. 
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Figure 4.22: (a)-(d) Average longitudinal velocity of electrons (A2 + A4) 
and electron density along the channel of devices 1-4 for the bias which gives 
the maximum transconductance for each device at (Vps = 1 V and VGS = 0.3, 
0.3, 0.3, and 0.4 V for device 1, 2, 3, and 4 respectively). 
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recorded along the channel for each device. The drain bias is 1 V and the gate-source 
voltages are 0.3, 0.4, 0.3, and 0.4 V for devices 1, 2, 3, and 4 respectively. However, 
Figure 4.22(a) shows that the average drift velocity is below the saturation velocity of 
electrons in bulk Si (~10^ ms"^) in device 1 while i t is similar to the saturation velocity 
in devices 2 and 4. On the other hand, the overshoot velocity effect is apparent in the 
shortest device (device 3), which exhibits a peak velocity of about 1.4 x 10^ ms"^ This 
implies that after injection the electrons are accelerated in a high field region that is 
shorter than the distance required for the distribution function to equilibrate to the 
steady state. The electrons encounter a step in the electric field which is a situation 
similar to the case where the electric field is just switched on and the temporal scale 
of the velocity response found in Subsection 4.2.2 translates into a distance scale here. 
Note that in devices 1 and 3, the highest field is in the source-gate region while i t is in 
the gate-drain region for devices 2 and 4. 
Since the average drift velocity along the channel is known from the simulations, 
i t is possible to estimate the transit time (ttr) for electrons to pass through any given 
part of the channel. The transit time can be calculated by the simple formula: 
ttr = f ^ t , ^ (4.5) 
J < Va:{x) > 
where < Vx{x) > is the average velocity of the electrons at position x, and the integral 
has been evaluated for the region of interest. The average velocity as a function of 
position along the channel of each simulated device shown in Figure 4.22(a)-(d) can be 
used to calculate the integral. I f the section of channel of interest is taken to be that 
immediately under the gate of each device, the calculated transit times for devices 1-4 
are 1.46, 1.04, 0.88, and 2.86 ps, respectively. An estimate of the cut off frequency can 
be obtained using the formula [33 
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Equations 4.5 and 4.6 suggest that a shorter gate will result in a higher f r (even if the 
electron velocity is not increased). However, as the gate length is reduced, one must 
also proportionally reduce the vertical dimensions of the FET in order to maintain gate 
control of electron transport in the channel. The associated device parameter is the 
aspect ratio, which is the ratio of the gate length {LQ) to the gate-to-channel separa-
tion (hcc)- Note from table 4.1 that device 4 has the highest aspect ratio whilst device 
3 has the lowest value. Reducing the gate-to-channel separation generally increases 
the transconductance and Equation 4.2 suggests this will also have a beneficial eflfect 
on fr-
Using the calculated transit times, the f r of devices 1-4 are estimated from Equa-
tion 4.6 to be 109, 152, 181, and 56 GHz, respectively. I f the average electron drift 
velocity under the gate in each device were the saturation velocity for bulk Si, the value 
of JT would be about 177, 159, 227, and 80 GHz, respectively. On the other hand, if 
the region of interest were the channel length for each device, the value of f x would 
be about 16, 44, 56, and 16 GHz, respectively. The intrinsic cut-off frequencies of 
devices 1-4 derived from the sine pulse response are 40 ± 10, 50 ± 10, 80 ± 10, and 
20 ± 10 GHz respectively. 
The sine pulse response suggests that device 4* has a cut-off frequency of 40 ± 10 
GHz. To understand the better performance of this device compared to device 4, i t is 
necessary to look at the microscopic details of the electron transport in the channel. 
Figure 4.23 shows the average kinetic energy and drift velocity of electrons in the chan-
nel of devices 4 and 4*. I t is apparent from Figure 4.23(a) that there is an enhancement 
of average kinetic energy and drift velocity of the electrons in device 4* compared to 
those in device 4. The drift velocity of the electrons reaches 2 xlO^ ms"^ in device 
4*, as illustrated in Figure 4.23(b), while the peak velocity is about 1.2 x 10^ ms"^ in 
device 4. For device 4* the corresponding transit time of electrons traversing the gate is 
2.36 ps, providing an estimate of f r of 67 GHz. The device similar to 4 and 4* that was 
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investigated by the IBM group [37] has fr = 62 GHz for the the same bias. For device 
3(Figure 4.22) the drift velocity peaks at about 1.43 x 10^ ms~\ w^hich is a lower value 
than for device 4*, but nevertheless it has a higher fr- In this connection i t should 
be noted that a large part of the channel in device 4* corresponds to a lower electron 
velocity compared to that in device 3, resulting in a lower drift velocity averaged over 
the channel. 
I t is worthwhile discussing the expected accuracy of f r values calculated using 
either Equations 4.2 or 4.6, or by considering the current gain of the device in the 
frequency domain. The intrinsic limits on the high frequency response of a MODFET 
can be considered to be determined by various capacitance charging times and car-
rier transit times. I t is common to describe the static and high-frequency response 
characteristics of semiconductor devices by using an equivalent circuit such as that 
shown in Figure 4.16, where the electrical behaviour of the device is represented by a 
circuit consisting of lumped two-terminal elements with ideal resistance, capacitance, 
or inductance. From Figure 4.16, the current generator in the output is gmVa- The 
cut-off frequency f r is defined as the frequency at which current through CQS is equal 
to the current of the generator, giving Equation 4.2. While gm can be extracted from 
current-voltage characteristics, in principle, the capacitances of the intrinsic transistor 
can be calculated by recording the charge stored in each region throughout the device 
at each timestep. Note that a device model that does not include parasitic capacitances 
will tend to underestimate Co and overestimate fr-
An alternative formula for the cut-off frequency is 
where tr is the intrinsic total delay given by 
— ^channel + ^transit + tdrain (4-8) 
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Figure 4.23: (a) Average kinetic energy of A2+A4 valley electrons along the 
channel of devices 4 and 4* for the bias which gives the maximum transcon-
ductance for each device {VDS = 1 V, VQS = 0.4 and 0 V for devices 4 and 
4* respectively), (b) Average drift velocity of A2 + A4 valley electrons at the 
same bias arrangement as (a). 
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and tckannei IS the channel charging delay, ttransu the transit delay and tdrain the drain 
delay, tchannei is associated with RC delays and is proportional to channel resistance. 
tdrain IS the time required by the electron to traverse the depletion region between the 
gate and the drain. If the transit delay is the dominant delay time and is identified 
with the carrier transit time under the gate, the cut-off frequency fr can be estimated 
from Equation 4.6. f r calculated using Equation 4.6 will be an upper estimate because 
the approximations described above underestimate the delay time tr- The transit time 
for the entire channel and not just under the gate would lower the value of f x but it is 
no longer possible to claim that it produces a bound on the actual value. 
In conclusion, although the transit time in any region of interest can be obtained 
accurately within statistical error from Monte Carlo simulation, i t is expected that JT 
estimated via Equation 4.6 will be less accurate than that obtained via Equation 4.2. 
However, the equivalent circuit that is used to derive Equation 4.2 is only a simplified 
model of carrier response in the idealised device of the simulation model and therefore 
Equation 4.2 cannot be regarded as entirely reliable. 
This suggests that a more straightforward way of obtaining an accurate picture of 
the frequency response is by applying time-dependent voltage signal to the gate in the 
Monte Carlo simulations. The cut-off frequency f r is then determined directly from 
the simulation by transforming the current gain into the frequency domain. In this 
scheme both capacitive and transit time factors are naturally taken into account. 
Although a direct comparison of fr between our simulated devices and other devices 
investigated experimentally or theoretically is often difficult due to the wide range of 
device parameters, geometries, transport models etc., and the uncertainties in experi-
mental structures, the results of our calculations can be compared with the Monte Carlo 
simulations performed by Dollfus [70,71]. In [70] a maximum fr value of 55(66) GHz 
is predicted for a 0.18 urn gate Sii-^Ge^ MODFET with x = 0.2 (0.3), LCH = 0.38 /xm 
and a S i i - iGej supply layer doped to A^ £, = 3 x 10^ "* m~^. In comparison device 
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Figure 4.24: (a) Superparticle distribution (solid circle : A2 electrons, 
opened square : A4 electrons) at a drain bias of 1 V of device 3. The 
gate voltage is 0.3 V. This bias arrangement provides the peak transconduc-
tance, (b) A2-valley population recorded along the channel, in the Si-channel, 
donor supply layer, and the top of buffer, (c) The corresponding average ve-
locity, (d) The corresponding kinetic energy. Solid line : channel, dotted 
line : supply layer, and dashed-line : sub-channel. 
2 {La = 0.1 /xm, LCH = 0.3 /im) is found to have an of 50 ± 10 GHz using the 
signal response method. Also, device 3 {LG — 0.07 fim, LCH = 0.25 fxm) has an / f 
of 80 ± 10 GHz which is about half the 135 GHz of the device with LG = 0.08 fim, 
LCH = 0.28 /xm calculated by DoUfus [71]. fr in [70,71] is calculated by the use of 
Equation 4.2 and at least some of the discrepancy with the result obtained here can 
be explained by our use of the signal response method, which is expected to be more 
reliable. 
Since device 3 provides the highest predicted cut-off frequency we look in more 
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detail at its properties. Figure 4.24 shows electron distribution, fractional occupation 
of A2 electrons, average drift velocity, and kinetic energy at various positions parallel 
to the channel, namely in the channel itself, in the supply layer and in the sub-channel 
at 1 V drain bias and 0.3 V gate-source voltage. Note that the sub-channel layer lies 
270 nm from the bottom of the Sio.77Geo.23 buffer. The advantages of confining the 
electrons in the channel well are manifest in view of the much reduced velocity in the 
proximity of the donors in the supply layers. However, inspection of Figure 4.24(a) 
reveals that there is a parallel conduction path in the donor Sio.77Geo.23 supply layer 
because electrons in the channel gain enough kinetic energy to escape. The presence of 
electrons in the supply layer has a parasitic effect, since the gate modulates the charge 
in the layer but has a much reduced effect on the drain current. The valley population 
in the A2 valleys is illustrated in Figure 4.24(b). Since the density of states of the A4 
electrons is double that of the A2 electrons, it can be seen that about 67% of electrons 
occupy the A4 valleys in the donor layer. 
4.5 Results for high tensilely strained Si n-channel 
MODFETs 
4.5.1 Layer design 
The calculations performed in Section 4.2 (Figure 4.2) for strained bulk Si suggest that 
for a Si layer on a 0.45 Ge content virtual substrate, the majority of carriers occupy the 
A2 valleys for fields up to at least 2x 10^ V m ~ ^ I t was also found that the electron drift 
velocity can reach 2.5x10^ ms~^ in the transient response to a stepped electric field of 
2x10^" V m ~ ^ These observations imply that small MODFETs with high Ge fraction 
and internal electric fields comparable to 10 MVm~^ should perform well. Experiments 
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on n-channel SiGe MODFETs with 45% Ge have been recently reported by Gliick et 
al. [73] of the Daimler-Chrysler group. In that work, n-channel MODFETs have been 
demonstrated with recessed and surface Schottky gates, operating as enhancement and 
depletion mode devices respectively. High transconductances of 476 (205) mS mm~^ 
and the extrinsic cut-off frequencies of 30 (43) GHz have been obtained for enhance-
ment (depletion) mode devices. 
We have simulated two structures similar to those of Gliick et al. which are shown 
in Figure 4.25. In principle, enhancement mode MODFETs can be achieved either 
by reducing the doping concentration in the supply layer [81,87] or by a recessed gate 
configuration [73]. The enhancement mode device in [73] is derived from a device that 
would otherwise work in the depletion mode by recessing the gate. Accordingly, our 
simulated MODFET geometries are identical except that the gate of the enhancement 
mode device is recessed. 
The layer design and simulated structures for the two devices are illustrated in Fig-
ure 4.25. A 9 nm tensile strained Si channel is sandwiched between relaxed Sio.55Geo.45 
layers. Electrons are supplied by doping in the layer below and the layer above the 
channel. The idea is that a careful choice of doping in the lower layer can reduce 
charge storage and parasitic channel formation [88]. The upper layer doping is taken 
to be 1.5x10^^ m~^ while doping of 4x10^"* m~^ is used for the lower supply layer. A 3 
nm thick undoped Sio.55Geo.45 layer separates each supply layer and the channel. The 
source and drain implants are taken to be doped to 2x10^^ m~^ while the background 
doping is 1.0x10^^ m~^ in the Sio.55Geo.45 virtual substrate. The heterostructure is 
capped with a 5 nm thick Si layer. A Schottky barrier height of 0.8 eV has been used 
to represent the contact potential at the Au/Pt electrodes. The channel length is 1.5 
Hm, the source-gate separation (dsa) is 0.2 //m and the gate length is 0.15 nm for both 
devices. The gate-to-channel separations (dec) are 20 and 12 nm for the depletion and 
enhancement mode devices respectively. 
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Figure 4.25: (a) Layer design of Si/SiGe n-MODFETs with high tensile 
strain and corresponding conduction band profile in equilibrium, (b) The 
simulated device structure. A 9 nm tensile strained Si quantum well is grown 
on a relaxed Sio.55Geo.45 virtual substrates, and is modulation doped via both 
the substrate side (5 nm, 2x10^ '* Sb) and top side (4 nm, l.SxlO^^ m~^  
Sb). The confined electron gas is separated from the supply layer by a 3 nm 
spEicer (background doping density lO'^ ^ m" )^. Source and drain implants 
are taken to be 2x10^ ^ m~ .^ The gate is deposited on the top of a Si-cap 
layer (5 nm) and a Schottky barrier height of 0.8 eV has been used to represent 
the contact potential at the gate electrode. The device on the left works in 
depletion mode, whilst the enhancement mode device on the right is derived 
from it by recessing the gate. 
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4.5.2 Device Characteristics and Analysis 
1 ) Static ( D C ) characteristics 
The simulations reported in this section were done in collaboration with Dr G.C. Crow 
and have been published with him [89]. The simulations of steady current characteris-
tics were carried out using 30,000 superparticles for the two device structures described 
in Section 4.5.1. Figure 4.26(a) and 4.26(b) show the simulated output characteristics 
of the depletion and enhancement mode devices. For the depletion mode device, the 
drain current is calculated to reach 420 ± 30 mA mm~^ at 2 V drain voltage and +0.6 
V gate bias, with a knee voltage of about 0.8 V. The experimental drain current is 
rather lower at 320 ± 30 mA mm~^ for the same bias conditions as shown in Fig-
ure 4.27(a) [73]. For the enhancement mode device, the calculated drain current is 
220 ± 30 mA mm"^ for the same bias, and is close to the experimental result at 2 V 
drain and +0.7 V gate bias as shown in Figure 4.27(b) [73]. The knee voltage is at 
about 0.5 V. I t is not surprising that the simulations give a current higher than exper-
iment in the depletion mode devices since the simulations are of the intrinsic device, 
with ideal ohmic contacts and no external parasitics included. However, if that is the 
reason for the discrepancy in the depletion mode device, it is necessary to explain the 
much better agreement between simulation and experiment in the enhancement mode 
device. I t is possible that the experimental device structures are not quite as assumed 
or that there are different parasitics brought about, for example, by the existence or 
otherwise of a recess. 
The simulated drain current plotted as a function of gate voltage at a fixed drain 
bias of 1 V is shown in Figure 4.28. The soft pinch-off behaviour is seen for both devices 
but especially for the enhancement mode device. By selecting the linear part of each 
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Figure 4.26: (a) Simulated drain current plotted as a function of drain volt-
age at different gate voltages for the simulated Si/Sio.55Geo.45 n-MODFET 
illustrated in Figure 4.25(a), for which the gate length is 0.15 fim. The gate 
voltage ranges from —1.1 to -1-0.6 V, in 0.1 V intervals. The knee voltage is 
around 0.8 V.(b) Simulated current-voltage characteristic for the enhance-
ment mode device. The gate voltage has the values—1, —0.6, —0.4, —0.2, —0.1 
to -t-0.6 V in 0.1 intervals. The knee voltage is now about 0.5 V. Extracted 
from [89]. 
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Figure 4.27: DC output characteristics of Si/Sio.55Geo.45 n-type MODFETs 
investigated experimentally by the Daimler-Chrysler group [73]. (a) Device 
working in depletion mode with a maximum extrinsic transconductance gme = 
205 mS mm-i , (gate voltage weep: VG = - 1 V to 0.6 V, in A Vb = 0.1 V 
steps), (b) Enhancement mode device with a 20 seconds recess process and 
a high maximum g^e = 476 mS mm~^ (gate voltage sweep: VG = - 1 V to 
0.7 V , in A VG = 0.1 V steps.) Extracted from [73]. 
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Figure 4.28: Simulated drain current plotted as a function of gate voltage 
at a fixed drain bias of 1 V. 
curve and extrapolating, threshold voltages of —1.6 and —0.2 V can be estimated for 
the depletion and enhancement cases respectively. 
Figure 4.29 shows the transconductance derived from the current characteristics 
at 2 V drain bias for the depletion (surface-gate) and enhancement (recessed-gate) 
modelled devices illustrated in Figures 4.25. Due to the statistical nature of the Monte 
Carlo method, the noise on the simulated contact currents is at least ± 30 mA mm~^ 
and the error placed on Aldrain/^Vgate is ± 60 mS mm~^ The peak of the transcon-
ductance of the depletion mode device is about 300 mS mm~^ at a gate bias of —0.9 
V and a drain bias of 2 V. Note that the experimental transconductance profile [73], 
which is also shown in Figure 4.29(a), is quite flat with a value of about 200 mS mm"^ 
The calculated result agrees quite well for the positive gate voltages and small negative 
gate voltages up to —0.4 V. Nonetheless, the discrepancy is noticeably larger for higher 
negative gate voltage. Since the depletion device is already on, even when there is no 
voltage applied to the gate, the positive gate voltages do not produce a substantial in-
crease in current. Instead, the depletion device requires a negative gate voltage in order 
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Figure 4.29: (a) The calculated transconductance gm (filled circles) from the 
transfer characteristic and the measured transconductance Qm (open circles) 
of the depletion mode device. The drain bias is 2 V. Note that the error 
bars on the simulated grrj values take account of the fact that noise on the 
simulated drain current is at least ± 30 mA m m ~ \ when 30,000 electron 
particles are used for the simulation, (b) A comparison of predicted transfer 
characteristic for the enhancement mode device at the same bias arrangement 
as above figure. Experiment data from Gluck et al. [73]. Extracted from Crow 
et al. [89]. 
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to cut the conducting channel. The negative gate voltage causes a significant change 
in the conducting channel, and hence a large change in drain current. Thus a high 
transconductance can occur at a low drain current. The flat profile of the reported 
transconductance indicates the absence of any significant parallel conduction which 
would take place in the low-mobili ty SiGe doped layer. On the other hand, due to the 
smaller gate-to-channel separation, the transconductance obtained f rom simulations of 
the enhancement mode device (Figure 4.29(b) reaches the higher value of about 400 
mS mm"^) . The peak is found between gate voltages of 0 and 0.1 V and this agrees 
well w i t h the experimental results shown for a device wi th a 14 nm gate recess. 
Figure 4.30 shows the spatial electron distr ibut ion in the depletion and enhance-
ment devices. For the depletion device, i t is apparent f rom Figure 4.30(b) that a —1 
V can effectively cut the conducting channel. Note the substantial electron transfer 
f rom the back supply layer to the channel. Figure 4.30(c) shows the electron distribu-
t ion of the enhancement device in the absence of bias. The channel well is essentially 
unoccupied by electrons as expected. A t a drain bias of 2 V, w i t h zero voltage on the 
gate, more (A2) electrons occupy the channel and there is a significant drain current. 
Note that at this bias condition, there is no parallel conduction path under the gate 
in the top supply layer in either device. However, there is parasitic charge layer in the 
source-gate and gate-drain regions, which is a consequence of the incomplete electron 
transfer f rom the top supply layer to the Si-channel. 
2 ) D y n a m i c ( A C ) characterist ics 
Simulations of the response of the devices to modulat ion of the gate voltage have also 
been performed. The methodology is essentially identical to that described in Sec-
t ion 4.4. A 100 ps duration sinc-form pulse containing ten mini-cycles provides a flat 
frequency spectrum up to 100 GHz, w i th 10 GHz resolution. Figure 4.31(a) shows the 
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Figure 4.30: Superpaxticle distribution in the depletion and enhance-
ment mode devices (closed circles are A2-electrons, opened squares are A4-
electrons). (a) The electrons distribution at the unbiased condition for the 
depletion mode device. Note that the channel is already populated, (b) The 
electron distribution at 2 V drain bias. A gate voltage of —1 V is needed to 
cut the conducting channel, (c) The initial {t = 0) electrons distribution of 
the enhancement mode device at no bias arrangement prior to charge transfer 
to the Si-channel. The positions of the top and back supply layers are clearly 
seen, (d) The electron distribution at 2 V drain bias. The gate is unbiased. 
This bias arrangement provides the maximum of transconductance illustrated 
in Figure 4.29. 
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Figure 4.31: (a) The simulated frequency response of a Si/Sio.55Geo.45 n-
channel M O D F E T to a 100 ps sine gate voltage pulse. Prom top to bottom, 
this figure shows the gate voltage (Vjate) as a function of time, the drain 
current response (/drain)) and the gate current (Igate)- (b) Logarithmic plot 
showing the maximum intrinsic current gain calculated for the depletion de-
vice (solid circles) and enhancement device (solid triangle). The cut-off fre-
quencies fj' for the surface and recessed gate devices are 90 ± 10 GHz and 
60 ± 10 GHz, respectively. Extract from Crow et al. [89]. 
4.5. Results for high tensilely strained Si n-channel MODFETs 125 
voltage signal applied to the gate contact, the output drain current, and the corre-
sponding gate current of a depletion device at 2 V drain bias. The gate bias is —1 V 
and the amplitude of the applied signal is 0.2 V . The tota l number of particles employed 
in the simulations is about 50,000. The Schottky gate is a non-emitting contact and 
the current measured is mainly displacement current. Consequently the gate current 
is 7r / 2 out of phase w i t h the drain current. A n identical voltage pulse was applied to 
the enhancement n - M O D F E T , in which the gate signal was superimposed on a steady 
gate bias of 0.1 V . The calculated response was similar to Figure 4.31(a). 
Figure 4.31(b) shows that the intrinsic current gain cut-off frequencies for the 
enhancement and depletion mode devices are 60 ± 10 and 90 ± 10 GHz. Not surpris-
ingly, our calculated cut-off frequencies for both devices are higher than the reported 
experimental results [73], in which the extrinsic cut-off frequency fr is 30(43) GHz. 
The discrepancy can be explained by the fact that parasitic capacitances and resis-
tances are not included in the Monte Carlo model. The reason for the higher cut-off 
frequency of the depletion mode device relative to the enhancement mode device is 
discussed in the next section. 
3 ) Microscopic Behav iour 
In Section 4.2 i t was explained that the advantages of high tensile strain were the 
stronger confinement of electrons and the greater response of the d r i f t velocity to a 
step of electric field as a funct ion of time. The contr ibution of velocity overshoot to 
the effective or average channel velocity depends on the energy relaxation time, and 
therefore altering the energy band structure by strain may have a significant impact 
on the effective channel velocity. Figure 4.32 shows the longitudinal electric fields 
along the channel of the two simulated devices. Note that there are field spikes at 
the source region-channel and drain region-channel interfaces of the two devices in 
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Figure 4.32: Longitudinal electric field along the channel for the 0.15 /im 
gate length devices working in depletion mode (solid line) and enhancement 
mode (dashed fine). The drain bias is 2 V. The gate voltage is -1 V for 
depletion mode device and 0 V for the enhancement mode device. 
Figure 4.32. The origin of these is the same as described in Section 4.4. A very high 
electric field of about 3x10^ Vm~^ is found under the gate for the depletion mode 
device. Our bulk simulations of strained bulk material showed that the d r i f t velocity 
of electrons can reach 2.5x10^ ms~^ during the transient response to an applied field. 
Similar values are found for electrons in the channel of the depletion mode device as 
illustrated in Figure 4.33. The very high field under the gate region results in strong 
velocity overshoot. The velocity overshoot of A2 electrons and the subsequent A2-A4 
intervalley scattering results in a spatial separation of the peak of average d r i f t velocity 
and the peak of kinetic energy. The fractional occupation of the A4 valleys is 50% at 
the end of the gate section. The electrons subsequently emit phonons and cool, and the 
A2 valley electrons d r i f t along the low-field gate-drain section of the Si channel w i th a 
net velocity of 2x10' ' ms~^ Since there is a lower electric field i n the channel of the 
enhancement mode device, the electrons are not heated so much as i n depletion mode 
device, and the population of the A2 valleys is about 80% immediately after passing 
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Figure 4.33: The microscopic data of electron transport as a function of 
position through the source-drain section of the Si channel of the depletion 
device. The steady drain-source bias is 2 V, and the gate bias is —1 V. 
Prom top to bottom, the A2 valley band profile, the average (A2 valley + 
A4-valley) drif t velocity and kinetic energy and total electron density. The 
dashed lines indicate the section of the channel under the gate. Extracted 
from Crow et al. [89]. 
the high field region. 
4.6 Summary and Conclusion 
A detailed analysis of the in-plane electron d r i f t velocity characteristics of bulk Si 
strained as i f grown on S io . 77Geo .23 and S io . 55Geo .45 v i r tua l substrates has been pre-
sented. Both steady state and transient simulations were carried out and the results 
compared to unstrained Si. For the steady state, the simulations reveal that the aver-
age electron d r i f t velocity and kinetic energy are enhanced as a funct ion of electric field 
by the effects of strain. The enhancement of kinetic energy is especially pronounced at 
low fields. A t very high fields, electrons in strained Si behave in much the same way as 
in unstrained Si. However, the transient response simulations suggest that the electron 
d r i f t velocity can reach 2.5 x 10^ ms~^ in strained Si as a result of velocity overshoot 
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compared to a saturation velocity of about 10^ ms~^ in unstrained Si. 
Ensemble self-consistent Monte Carlo device simulations have been used to model 
steady state and transient electron transport in n-channel Sii_a;Gea; MODFETs . The 
simulated devices studied can be categorised into two groups: moderate and high strain 
n -MODFETs . 
Three depletion-mode n-Si/Sio.77Geo.23 M O D F E T s were simulated. The effects of 
strain on the high field transport and device performance were studied. The effect of 
varying gate length LQ and source-gate separation LSG have also been investigated. 
Macroscopic and microscopic device properties were obtained f rom the simulations and 
the results analysed. Detailed time-dependent signal analysis was carried out to study 
the device response and derive the frequency bandwidth. For each device, a sine volt-
age pulse was applied to the gate and the resulting drain and gate currents used to 
calculate the current gain as a function of frequency. The calculations showed that the 
highest predicted cut-off frequency was 80 ± 10 GHz for the smallest device w i t h a 
gate length of 0.07 ^ m . 
Simulations of a depletion-mode n-Si/Sio.75Geo.25 M O D F E T (device 4) were also 
carried out. The modelled transistor has some similarities to that recently investigated 
by the I B M group [37], was found to have which a cut-off frequency of 62 GHz. Device 
4 is predicted to have a cut-oflF frequency of 20 ± 10 GHz. However, device 4*, which is 
similar to device 4 but has higher doping in the source and drain implant regions and 
is probably closer to the I B M device, has a calculated cut-ofF frequency of 4 0 ± 10 GHz. 
Regarding device design and optimisation of the moderate strain n -MODFETs , i t 
is apparent f r o m our investigations that a general reduction of the channel length and 
the gate length results in an enhancement of the cut-off frequency fr- The shorter gate 
length results i n a smaller gate transit t ime when electrons travel at their saturation 
velocity but velocity overshoot effects can also occur, resulting in a further enhance-
ment of device speed. However, there are some other factors that can affect the high 
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frequency performance. For example, the gate-source separation and the doping levels 
in the source and drain implant regions. The smaller gate-source separation results 
in a higher electric field near the source, which promotes velocity overshoot in the 
source-gate region and hence reduces the gate transit t ime, as seen in devices 1-3 in 
comparison to devices 4 and 4*. High doping in the source and drain implant regions 
is also important as i t facilitates the transfer of electrons between the contacts and the 
channel, as seen in the comparison of devices 4 and 4*. 
I n addit ion, simulations of depletion and enhancement-mode n-Si/Sio.55Geo.45 M O D -
FETs were performed. The device structures are close to those experimentally investi-
gated by the Daimler-Chrysler group. Calculated cut-ofF frequencies for the enhance-
ment and depletion mode devices are 60 ± 10 and 90 it 10 GHz respectively, which 
should be compared w i t h the experimental values of 30(43) GHz. 
Chapter 5 
SOI-LBJT Simulations 
5.1 Introduction 
Although most microelectronics products are made of MOS field effect transistors 
for reasons described earlier, bipolar transistors have the advantage of high current 
capability, inherently high speed for digi tal circuit applications and superior charac-
teristics for analog circuit applications [90]. Therefore there are considerable attrac-
tions in devices which combine the advantages of bipolar transistors w i t h well estab-
lished CMOS technology, including reliable mass production methods. Also, silicon-
on-insulator (SOI) [91,92] is an emerging technology for integrated circuits due to its 
low leakage currents, reduced parasitic capacitances, and potential advantages in terms 
of speed and power relative to conventional bulk and epitaxial wafers. SOI is expected 
to extend bulk CMOS performance l imi ts beyond 0.1 / i m and provide the ult imate 
speed/low power performance achievable w i t h scaled CMOS [93]. The above obser-
vations have been the motivation for recent research into silicon-on-insulator lateral 
bipolar transistors (SOI-LBJT) [94]. 
In i t ia l ly lateral bipolar transistors were realised as a parasitic effect in MOSFETs, 
but suffered f rom low current gain [95,96]. Nevertheless, several applications, such as 
current mirrors, voltage references, and comparators have been demonstrated [97,98]. 
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SOI has the advantage of reducing leakage currents and also of drastically reducing 
the emitter-substrate and collector-substrate parasitic capacitances, which in tu rn im-
proves device speed [91]. Since bipolar transistors exhibit higher transconductance for 
a given area and bias current than MOSFETs [99], SOI bipolar devices may find appli-
cation either by themselves or in combination w i t h MOSFETs in the same circuit (SOI 
CMOS). 
Lateral bipolar transistors fabricated using an SOI CMOS process have been demon-
strated wi th current gains up to 70 (and 40) for npn (and pnp) devices w i t h a base 
wid th of 0.5 / /m [100]. I n these CMOS-compatible devices, the gate contact is preserved 
but the base contact is made on one side of the base (see Figure 2.12), resulting in high 
base resistance. To overcome this problem, the device reported by Sturm et al. [39 
utilises a polysilicon contact all around the base w i t h nominal base widths f rom 2 to 
10 /xm, providing an acceptably low base resistance. I n this case the current gain of the 
devices appeared to be l imi ted by recombination in the SOI film. Most recent devices 
use base contacts above the active part of the base, reducing the base resistance [101]. 
Recently, the simulation results of an npn L B J T bui l t on a 0.1 /xm thick SOI substrate 
and based on a minor modification of a submicron M O S F E T wi thout gate oxide sug-
gest that i t should be possible to achieve a cut-off frequency fr of about 35 GHz and 
common emitter current gain of about 60 for a base doping p"*" NB = 5x10^^ m"^ [94]. 
Since there is no th in gate oxide employed in SOI-LBJTs, the devices could be an al-
ternative to MOSFETs when down-scaling of cri t ical device dimensions w i l l no longer 
be an affordable option for bulk production. 
I n this chapter we report how a Monte Carlo simulation has been devised and used 
to model steady state and transient electron and hole transport i n SOI-LBJTs. Four 
devices are studied and the effects of junct ion depth and silicon layer thickness are 
investigated [102]. The device geometries that have been modelled and the transport 
model used are described in Section 5.2. Section 5.3 is devoted to a presentation of the 
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device characteristic and an analysis of the simulation results. Conclusions f rom the 
results of the work are drawn in Section 5.4. 
5.2 Device Simulation 
Figure 5.1 shows the structure of the SOI-LBJT that has been modelled. I t has lateral 
dimensions and doping densities which are close to those of the experimental device of 
Gomez et al. reported in [94]. The background p-type doping throughout the transis-
tor is 2x10^^ m~^. The ohmic emitter and collector contacts have shallow n+ implants 
of doping density 10^^ m~^ and the sub-collector and region beneath the emitter are 
formed by a n " doping implants of 2x10^^ m"^ . The base contact is placed at the 
top of the device in order to reduce the base resistance [91]. The 0.25 fim x 0.3 / i m 
base pedestal is p+ doped to a level of 2x10^'^ m"^ , w i t h the doping set back f rom 
the emitter and collector junctions by 75 nm. Note that the doping profile of our 
model structure is different f rom a normal homojunction bipolar transistor, in which 
the emitter has the highest doping, the collector the lowest and the base doping density 
at some intermediate level. 
The four devices described in Table 5.1 and Figure 5.1 are studied and the effects 
of junct ion depth and silicon layer thickness are investigated. Device 4 has minimal 
modifications to a conventional MOSFET, and the intrinsic base wid th is equivalent to 
the channel length of the MOSFET. The structures of devices 1-3 are similar to that of 
device 4 except that the LBJTs are fabricated on silicon-on-insulator (SOI) substrates. 
The motive behind this development is two fold: i) i t removes the need for n-type 
well-stops and hence the presence of parasitic pnp transistors w i th in the structure, i i ) 
current leakage via the substrate is removed. 
The transistors here have been modelled using the SLURPS software. Both elec-
trons and holes are included in the simulations using the bandstructure and carrier 
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Figure 5.1: The simulated SOI-LBJT device structure. The emitter and 
collector n+ implants are 10^^ m~^, and the n~ doping for the sub-collector 
and the region around the emitter is 2x10^^ m~^. The background p-doping 
throughout the device is 2x10^^ m~^. The p+ base doping is 2x10^^ m~^. 
The dashed line beneath the base pedestal indicates the depth in the chan-
nel at which the electric field and other microscopic details are recorded for 
subsequent figures in Chapter 5. 
transport models described in Section 3.8.1. Electron-hole recombination is diff icul t to 
incorporate into Monte Carlo simulation because the timescale on which the process 
occurs is generally much longer than that for carrier scattering, and i t is not included 
here. Its omission is not expected to have a major effect on the carrier dynamics in 
the device because the base wid th is much less than the electron diffusion length. 
As discussed in Section 3.6, model devices in SLURPS are bui l t up as a series of 
joined rectangular regions, w i th the electric field cell sizes matched along the jo in con-
necting each region. Eight connected regions are used in order to model the emitter, 
base, sub-collector, collector and back gate oxide. Note that the buried oxide layer is 
broken into three regions corresponding to the main features of the device structure 
above i t . In i t ia l ly the number of mesh cells (horizontal xvert ical) for the buried oxide 
layer was 1 6 x 4 whilst 16 x 16 was used for other regions. Further simulations in which 
the number of mesh cells in the horizontal direction of every region was increased to 
32 have also been performed. 
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Device ^oxide (nm) tiayer (nm) tjunction (nni) 
1 100 300 112.5 
2 100 300 75 
3 100 200 50 
4 0 400 75 
Table 5.1: Device parameters used in the simulations. 
Figure 5.2 shows the average kinetic energy of electrons, longitudinal electric field, 
electron and hole densities, and d r i f t velocities of electrons and holes recorded along 
the channel of device 1. The bias condition is VBE = 1 1 V and VCE = 3 V . I t can 
be seen that the results obtained using 16 (solid line) and 32 (dashed line) cells in the 
horizontal direction for each region are very similar, which suggests that 16 cells in the 
horizontal direction can be used to ensure results of acceptable accuracy without too 
large a penalty in terms of computing time. 
The number of cells in the vertical direction quoted above is the maximum that can 
be achieved in the L B J T structures studied here wi thout encountering computational 
problems similar to those described in Section 4.4. 
As explained in Chapter 3, in the 2D simulation each superparticle can be consid-
ered to be a charge rod w i t h charge per unit length given by Equation 3.51 (and its 
equivalent for holes). In Equation 3.51 the number of electrons n is taken equal to the 
magnitude of the net impur i ty charge (in units of e) in the n-type regions of the device. 
For hole superparticles, n is replaced by the number p of holes, which is equal to the 
net impur i ty charge in the p-type regions of the device. 
In the interests of reducing fluctuations in charge density wi th in the device and 
noise in the currents through the contacts, i t is advantageous to have as many su-
perparticles as possible. However, the computation t ime increases w i t h superparticle 
number and i t is normal practice to use the min imum number for which reliable results 
can be obtained - here between 2 x 10'' and 4 x 10'*. There is then the question of how 
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Figure 5.2: A comparison of the transport properties of device 1 by use of 
16 (solid line) and 32 (dashed line) cells in the horizontal direction in each re-
gion, (a) Average kinetic energy of electrons recorded along the channel, (b) Lon-
gitudinal electric field, (c) Electron and hole densities (red line for 16 cells and 
green line for 32 cells). The electron density for 32 cells is not shown since it is 
essentially identical to the 16 cells result, (d) Average longitudinal drift velocity 
of electrons. 
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Figure 5.3: Calculated common emitter characteristics of device 2 with a base 
width of 0.25 ^m. The base voltage has values from 0.1, 0.3, 0.5, 0.7, 0.9 and 
1.1 V. 
many superparticles to use for the electrons and for the holes in the device. In bipolar 
devices there can be large differences in the total donor and acceptor charges and, if 
the same numbers of electron and hole superparticles are used, it can lead to one type 
of superparticle having a much larger charge, resulting in problems with charge fluctu-
ations. Here the ratio of donor to acceptor charge is only about 5 but we have found 
it beneficial to the suppression of fluctuations in the simulation results to increase the 
number of electron superparticles relative to the number of hole superparticles so that 
the charge ratio is only 1.78. 
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Figure 5.4: Calculated collector current (7c) versus base-emitter voltage (VBE) 
for the four devices. The collector bias is 3 V. 
5.3 Device Characteristics and Analysis 
5.3.1 DC characteristics 
Figure 5.3 shows the simulated collector current-collector voltage characteristic for 
device 2 at 300 K , for base voltages VBE of 0.1, 0.3, 0.5, 0.7, 0.8, 0.9, and 1.1 V . 
The emitter and the back gate beneath the buried oxide are grounded. For collector 
bias VcE < VBE, the collector-base and base-emitter junctions are forward biased and 
the transistor is in saturation mode. In this bias arrangement, the collector current is 
mainly the difference of the electron current injected f rom the emitter into the base and 
the electron current injected f rom the collector into the base. When VCE is increased, 
the collector current grows as the transistor becomes less saturated. For VCE > VBE, 
the collector-base junct ion is reverse-biased and the transistor is now in the active 
mode of operation; most of the electrons injected f rom the emitter into the base are 
collected by the collector, but there is negligible electron injection f r o m the collector 
into the base. 
The calculated collector current (Ic) versus base-emitter voltage ( V B E ) character-
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istics for the four simulated devices are depicted in Figure 5.4. The appHed collector-
emitter bias is 3 V for all four devices, which are therefore operating in the active 
mode for the range of VBE shown. The plot shows ideal behaviour i n the sense that the 
collector current is proportional to exp{eVBE/kBT), a consequence of the exponential 
variation w i t h base-emitter voltage of the electron concentration at the emitter edge 
of the base. I t can be seen f rom this figure that the collector current of device 1 is 
highest at each value of base-emitter bias for which calculations have been made. 
The (static) current amplification of a transistor in the common-emitter configura-
t ion is defined as P = IC/IB where IB is the base current. Figure 5.4 shows that at a 
collector-emitter voltage of 3 V the maximum common emitter current gain of device 
1 is about 400 at the low base bias of 0.1 V whilst the maximum of device 2 is about 
80 at the higher base bias 0.5 V . A n important difference between these two devices is 
that the Si layer thickness of device 1 is 50 % larger than device 2. In simple terms, 
the thicker Si layer allows higher currents without high injection effects. Although the 
static current gain of device 1 peaks at about 400 at a base voltage of 0.1 V , the current 
gain at a voltage of 0.5 V is much lower due to the significantly higher base current. 
The rapid decline of the current gain of device 1 wi th VBE can be at t r ibuted to a 
substantial increase in base current as illustrated in Figure 5.6. Note f rom Figure 5.6 
that the current gain is less than unity at base-emitter voltages of 0.7 V or higher. 
The current gain of device 3 peaks at a higher value than that of device 2 but does 
so at the low base-emitter bias of 0.3 V . Device 4 exhibits low current amplification 
at al l VBE, and suffers f rom current leakage through the substrate at the larger baise 
voltages {VBE — 0.7 V and larger) as shown in Figure 5.7. Note f r o m Figure 5.5 that 
the current gain peaks at the same VBE of 0.3 V in devices 3 and 4, although the 
collector current in device 3 is somewhat higher at the larger base voltages. 
5.3. Device Characteristics and Analysis 139 
400 
device 1 
» device 2 
a device 3 
« device 4 
a 200 
0.0 0.2 0.4 0.6 0.8 
base-emitter voltage ( V ) 
Figure 5.5: Calculated current gain versus base-emitter voltage (VBE) for the 
four devices. The collector bias is 3 V. 
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Figure 5.6: Calculated base current versus base-emitter voltage (VBE) for de-
vice 1. The collector bias is 3 V. The current gain is also depicted as a dashed 
line. 
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Figure 5.7: Calculated leakge current (solid line) through the substrate and 
collector current ( /c) (dashed line) versus base-emitter voltage [VBE) for in 
device 4. The collector bias is 3 V. 
5.3.2 Signal Analysis 
Simulations of the effect of modulating the base bias have been carried out, in order to 
test the collector current response and derive the intrinsic cut-off frequency f^. The 
frequency response for each device has been investigated by applying a truncated sine 
voltage pulse to the base contact and taking Fourier transforms of the output base 
and collector currents in a procedure analogous to that described in Section 4.4.2 for 
M O D F E T s . The t ime dependence of the base voltage is 
V m-V-^V fsmu;{t-T/2)\ 
''base\'') — *'o "T Vamplitude / , rj-i in\ 
\ u } { t - I / 2 ) ) 
(5.1) 
where T is the duration of the signal. A 200 ps duration sine voltage pulse containing 
ten mini-cycles provides a flat frequency spectrum up to 50 GHz, w i th 5 GHz resolu-
t ion . The base voltage signal was applied in the simulation once a device had reached a 
stable collector current at 3 V collector bias w i t h the base bias level set at 0.5 V . These 
bias conditions were chosen to provide minimal base injection current at an acceptable 
level of collector current and hence the possibility of high current gain. 
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Figure 5.8: (Top) The sine voltage pulse of peak amplitude of 0.2 V super-
imposed on steady state value of 0.5 V applied to the base of device 2. The 
collector-emitter voltage is 3 V. (Bottom) The collector and base current re-
sponses. 
The response of device 2 is shown in Figure 5.8. The top diagram shows the 
sine voltage pulse of peak amplitude 0.2 V applied to the base, whilst the bot tom di -
agram shows the collector and base current responses. Note that the collector current 
resembles the shape of the applied voltage signal while the base current is largely com-
posed of displacement current for this bias arrangement, and hence resembles the time 
derivative of the applied signal. The high frequency noise on the response currents is 
a consequence of the use of a l imi ted number of superparticles (electrons and holes) 
w i t h each superparticle carrying a substantial charge because o f the relatively heavy 
doping in the emitter and collector. 
The current gain of device 2 plotted as a funct ion of frequency is illustrated in 
Figure 5.9. The predicted current gain has a cut-off frequency approaching 35 ± 5 
GHz. Note that fr of the simulated SOI npn L B J T investigated by Gomez et al. is 
about 25 GHz for the same base doping of 2x10^'' m~^ [94]. Figure 5.4 shows that 
device 1 provides the higher collector current for various base-emitter bias compared 
to that of device 2, and as a result i t might be expected that device 1 would provide 
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Figure 5.9: The calculated current gain plotted as a function of frequency for 
device 2. The predicted cut-off frequency /^^ is 35 ± 5 GHz. 
a higher . However, as already noted, device 1 suffers f r o m a large base current for 
base voltages in excess of 0.7 V and since the base signal takes the device into that bias 
regime, i t is not altogether surprising that the cut-off frequency is lower at 15 ± 5 GHz. 
Device 3 w i t h a thinner p-Si layer and junct ion depth is predicted to have / f of 10 ± 5 
GHz. Device 4, which is deposited on bulk p-type silicon, does not exhibit current 
amplification in the GHz frequency range. In addition, device 4 suffers f rom current 
leakage through the substrate at high base voltages, resulting in a low collector current. 
5.3.3 Microscopic Analysis 
This subsection is devoted to a microscopic analysis and understanding of the device 
behaviour that has been presented in previous sections. Note that the nominal base 
wid th of al l the simulated devices is 0.25 / im, which is much shorter than the diffusion 
length of the minor i ty carriers (holes). Hence electrons injected f rom the emitter dif-
fuse across the base wi thout recombination w i t h the holes i n the base. In addition, the 
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Figure 5.10: Cross-section through the model SOI-LBJT device 1 showing the 
instantaneous distribution of electrons (black dots) and holes (open circles) for 
a collector bias of 3 V and base bias of 0.7 V. 
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Figure 5.11: Cross-section through the model SOI-LBJT device 2 showing the 
instantaneous distribution of electrons (black dots) and holes (open circles) for 
a collector bias of 3 V. The base voltage is 0.7 V. 
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emitter-base and collector-base junctions can influence each other. 
Figures 5.10 and 5.11 show the instantaneous distr ibut ion of electrons and holes in 
devices 1 and 2 respectively w i t h an applied base bias of 0.7 V . The collector-emitter 
voltage is 3 V . Note at this base voltage the diffusion of holes f rom the base pedestal into 
the channel of the device 1, and also the accumulation of injected electrons and holes 
beneath the emitter. A t this base voltage and larger, the emitter current is made up 
of electron injection and hole leakage. The base current has a significant contribution 
f r o m electron leakage in addition to hole injection, dramatically reducing the common 
emitter current gain. I t should be emphasised that no recombination processes have 
been included in our model, and the base current is the sum of the conduction current 
due to al l the electrons and holes passing through the base contact. I n contrast to 
device 1, the diffusion of holes f rom the base pedestal of device 2 is small. Thus the 
emitter current is made up mainly of electrons and the base current is s t i l l low, resulting 
in high current gain. Note that the distr ibution of electrons and holes in device 3, as 
shown in Figure 5.12, is similar to that in device 1. Figure 5.13 shows the distr ibution 
of electrons and holes in device 4 for a collector bias of 3 V and a base voltage of 0.9 
V . The advantage of the SOI structure is apparent f rom the behaviour of the carriers 
in this all-silicon structure. The distr ibution of carriers is characteristic of an emitter 
current which passes into the substrate wi thout contributing to transistor action. The 
current leakage through the p-Si substrate causes the lower collector current for this 
device seen in Figure 5.4. 
I t can be seen in Figure 5.10 that substantial electron and hole populations ap-
pear to co-exist throughout the region under the emitter contact in the case of L B J T 
device 1. The co-existence of a substantial density population of electrons and holes 
suggests that recombination process could be significant. However, the diffusion length 
of holes in silicon at this electron concentration is expected to be of the order of mi -
crons, and significantly larger than the length of emitter region of the devices simulated 
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Figure 5.12: Cross-section through the model SOI-LBJT device 3 showing the 
instantaneous distribution of electrons (black dots) and holes (open circles) for 
a collector bias of 3 V. The base voltage is 0.7 V. 
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Figure 5.13: Cross-section through the model LBJT device 4 (a conventional 
all-silicon structure) showing the instantaneous distribution of electrons (black 
dots) and holes (open circles) for a collector bias of 3 V. The base voltage is 0.9 
V. 
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here. Thus, i t is unlikely that the inclusion of recombination processes in our transport 
model w i l l result in a significant deviation of device behaviour f rom that presented in 
the thesis. 
Figure 5.14 shows the hole density as a funct ion of position in devices 1 and 2 at 
VCE = 3 V , and VBE = 0.7 V . The stronger diffusion of holes f rom the base pedestal 
into the emitter region in device 1 compared to that in device 2 is clear. The hole 
density in the emitter region of device 2 is about the same as the background p-doping 
w i t h a value of 2 x 10^^ m"^ . However, in the emitter region of device 1, the hole 
density is about 10^^ m~^. Electron-hole scattering can be expected to be significant 
in this latter case. 
However, i t is in the intrinsic base region that strong electron-hole scattering would 
have a significant influence on device performance and the hole density is much lower 
there. A t higher values of VBE the hole density increases and electron-hole scattering 
could become more important . To include i t in the device simulation would involve 
a major increase in simultion time. Its effect is likely to be similar to an increased 
ionised impur i ty scattering rate. This would decrease currents and increase transit 
times relative to those calculated here. 
As mentioned earlier the current gain of device 1 declines rapidly w i t h base-emitter 
voltage, and one of the reasons behind this phenomenon can be explained by consid-
ering Figures 5.16 and 5.17. Both figures relate to the bias conditions VBE = 0.7 V 
and V C E = 3 V for which the current gain has declined to a low value in device 1 (see 
Figure 5.5). From Figures 5.16 and 5.17 i t is clear that the transverse (vertical in 
Figure 5.1) velocities^ of holes and electrons in the vic ini ty of the base pedestal are 
much higher in device 1 than in device 2, resulting in a rather higher base current and 
a lower current gain. 
Figure 5.18 shows the longitudinal electric field i n the channel of device 2 (along 
*For the purpose of the plots in Figure 5.16 and 5.17 electron velocity is taken as positive for 
vertically upward direction while hole velocity is positive for the vertically downward direction. 
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Figure 5.14: Hole density plotted as a function of position in devices 1 and 2. 
The collector bias is 3 V and the base bias is 0.7 V. 
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Figure 5.15: Microscopic details extracted from simulations of device 2 for 
VcE = 3V, VBE = 1-1 V. (a) kinetic energy (b) longitudinal electric field, (c) 
electron density, and (d) longitudinal velocity. 
the dashed line shown in Figure 5.1) w i t h zero bias and also w i t h VBE = 1-1 V and 
VcE = 3 V . The electric fields due to the junct ion space charge regions are apparent 
and, as expected, around the forward biased emitter-base junct ion the electric field is 
smaller than in thermal equil ibrium, whereas the reverse is the case for the reverse-
biased base-collector junct ion. 
The A valley band edge profile through device 2 in the unbiased state is illustrated 
in Figure 5.19. For normal operation the base-emitter junct ion is forward-biased and 
the barrier between the channel and the heavily doped part of the base pedestal is 
reduced. As a result electrons are injected into the base pedestal and holes are injected 
into the emitter. The plot of the A valley band profile through the SOI-LBJT (device 
2) w i t h VBE = 0.9 V and VCE = 1-5 V is illustrated in Figure 5.20. 
In the following discussion the transistor is operated in the active mode wi th the 
emitter heavily forward biased, and the collector heavily reverse biased. Figure 5.21 
shows microscopic details of electron transport extracted along the channel of device 2 
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Figure 5.16: Hole transverse velocity as a function of position in device 1 (a) 
and device 2 (b). The collector bias is 3 V and the base bias is 0.7 V. 
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Figure 5.17: Electron transverse velocities as a function of position in device 
1 (a) and device 2 (b). The collector bias is 3 V and the base bias is 0.7 V. 
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Figure 5.18: The electric field distribution along the channel (see dashed line 
in Figure 5.1) of device 2 at thermal equilibrium (solid line) and at VBE = 1 1 
V and V C E = 3 V (dashed line). 
Figure 5.19: Contour plot showing the steady state A-valley band edge profile 
though the unbiased SOI-LBJT device 2. The polysilicon back gate beneath the 
buried oxide is grounded. 
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Figure 5.20: Contour plot showing the steady state A-valley band edge profile 
through the SOI-LBJT device 2 when the base-emitter and collector-emitter 
voltages are 0.9 V and 1.5 V, respectively 
when the collector-emitter bias is 3 V and the base voltages are 0.5 (solid line) and 0.7 
V (dashed line). O f interest here is how the transport properties change w i t h varying 
bias. The kinetic energy of the electrons is depicted in Figure 5.21(a). Electrons that 
d r i f t through part of the base (at 0.5 V bias) are heated to an average peak kinetic 
energy of 0.45 eV on reaching the field at the base-sub-collector junct ion as shown in 
Figure 5.21(b). I t can be seen that increasing the base voltage to 0.7 V significantly 
reduces the kinetic energy of the electrons despite the relatively small reduction of the 
longitudinal electric field. 
The electron density along the channel is il lustrated in Figure 5.21(c). As expected, 
the electron density is essentially determined by the donor density i n the emitter and 
collector regions. However, a significant electron density is found in the base and 
sub-collector regions. Due to the low injection of holes f rom the base pedestal to the 
channel at a base voltage of 0.5 V , the hole density in the channel part of the base is 
very low for this bias arrangement as i t is shown in Figure 5.21(c). However, at the 
higher base voltage of 0.7 V , hole injection is stronger and the hole density is shown 
as the dotted line. Figure 5.21(d) shows the longitudinal velocity for electrons moving 
f r o m the emitter to the collector. The peak average velocity at a base bias of 0.7 V is 
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Figure 5.21: Microscopic details extracted from simulations for device 2. The 
data correspond to electron transport along the channel and are averaged over 
28.75 nm thickness of the channel. Note that the recorded layer is 281.3 nm 
above the top of buried oxide layer. The collector-emitter bias is 3 V. The base 
voltages are 0.5 V (solid line) and 0.7 V (dashed line), (a) kinetic energy, (b) 
longitudinal electric field, (c) electron density and hole density (dotted line) at 
VBE — 0.7 V, and (d) longitudinal velocity. 
approximately the saturation velocity of electrons in bulk n-Si (10^ ms~^). At the lower 
base voltage the velocity reaches about 3x10^ ms~^ in the base-sub-collector region, 
which corresponds to the position of the peak of the longitudinal electric field shown 
in Figure 5.21(b). 
I t was demonstrated in Section 5.3.2 that although device 1 provides a larger 
collector current than device 2 for the same bias arrangement, its cut-off frequency is 
rather lower. The base current of device 1 increases significantly for base voltages in 
excess of 0.5 V, substantially reducing the current gain and lowering the predicted cut-
off frequency. Figure 5.22 shows microscopic details of the simulated electron transport 
along the channel of device 1. The base voltage is 0.5 (solid line) or 0.7 (dashed line) V 
and the collector-emitter bias is 3 V. From this figure, it is apparent that the transport 
properties of the device are similar to those of device 2 (see Figure 5.21). At the lower 
base bias 0.5 V, the hole density along the channel is negligible but a significant hole 
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Figure 5.22: Microscopic details extracted from simulations. The data corre-
spond to electron transport along the channel of device 1 with the base width 
of 0.25 fj.m. The collector-emitter bias is 3 V. The base voltages are 0.5 V (solid 
line) and 0.7 V (dashed line), (a) kinetic energy (b) longitudinal electric field, 
(c) electron density and hole density (dotted line) for VBE — 0.7 V, and (d) 
longitudinal velocity. 
density exists beneath the emitter and in the base part of the channel for a base bias 
of 0.7 V. 
The microscopic details of electron transport recorded along the channel of device 
3 are illustrated in Figure 5.23. The bias arrangement, chosen to obtain the maxi-
mum frequency response, is the same as for device 2. The carrier densities are shown 
in Figure 5.23(c). The electron density in much of the base part of the channel is 
negligible at a base bias of 0.5 V and holes exist only at the emitter-base junction. 
The absence of electrons means that zero values are recorded for their kinetic energy 
and drift velocity. After increasing the base bias to 0.7 V, stronger hole injection 
from the base pedestal is found and more holes reach the emitter region. Note that at 
this bias arrangement the electron density in the base region also increases significantly. 
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Figure 5.23: Microscopic details extracted from simulations. The data corre-
spond to electron transport along the channel of device 3. The collector-emitter 
bias is 3 V. The base voltages are 0.5 V (solid Hne) and 0.7 V (dashed line), 
(a) kinetic energy, (b) longitudinal electric field, (c) electron density, and (d) 
longitudinal velocity. Note that in (c) the dotted line represents hole density at 
the base bias of 0.5 V whilst the long-dashed line corresponds to hole density at 
higher base voltage of 0.7 V. 
5.4 Summary and Conclusion 
In this chapter, we have described self-consistent ensemble Monte Carlo simulations 
that were used to model steady state and transient electron and hole transport in n-
p-n silicon-on-insulator lateral bipolar junction transistors (n-p-n-SOI LBJTs). The 
simulated transistors are similar to those which have recently been the subject of 
experimental investigation. The effects of junction depth and silicon layer thickness 
were investigated. Macroscopic and microscopic device characteristics were extracted 
from the simulations, providing some insight into the carrier transport and transistor 
performance. Time-dependent signal analysis was carried out to test the response of 
some of the devices and derive their frequency bandwidths. For each device, a sine 
voltage pulse was applied to the base and the resulting collector and base currents 
used to calculate the current gain as a function of frequency. The calculations predict 
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that the common-emitter current gain for the device 2 has a cut-off frequency of 35 ± 5 
GHz, provided the shallow emitter and collector contact resistances are minimised. 
I t is apparent from our investigations that the buried oxide layer is critical for good 
LBJT performance as it prevents the current leakage through the p-Si substrate and 
associated low dc current amplification which is apparent in device 4. The thickness of 
Si layer is found to be an important factor. Device 1 has the highest collector current 
at all base-emitter biases considered because of its thicker Si layer and p-n-junction 
depth. I t also has the highest common emitter current gain at low bias but this declines 
rapidly as the bias is increased. The decline can be attributed to a substantial increase 
in base current. Device 2 has a smaller junction depth and results in a dc gain which, 
although lower than device 1, is much less dependent on bias. Device 2 also exhibits 
the highest cut-off freqeuncy (35 ± 5 GHz) of all the devices considered. I t is concluded 
that an important factor in limiting dc and high frequency device performances is the 
increase of base current with base-emitter bias and it would be worthwhile to consider 
ways of suppressing the current rise by the use of a heterostructure or other means. 
Chapter 6 
Summary, Conclusions and 
Suggestions for Further Works 
6.1 Summary &; conclusions 
The main aim of the work presented in this thesis has been the study, using the self-
consistent ensemble Monte Carlo method, of carrier transport in n-strained Si/SiGe 
MODFETs and npn-SOI LBJTs with the aim of gaining insight into the factors that 
determine device performance. 
In Chapter 2 we explained the basic properties of Si and S i i - iGcj heterostructures. 
The effect of strain on the transport properties was discussed and the way to imple-
ment i t in an effort to improve field-effect transistor performance was then described. 
In particular, we described how strain-induced band structure changes may lead to 
increased charge carrier mobility within the pseudomorphic layers of Si-SiGe field ef-
fect transistors. It was noted how mobility-enhanced field effect transistors based on 
Si-compatible SiGe technology can not only fit easily into the arena of mainstream 
microelectronics but can also provide a performance advantage that might ultimately 
be decisive, when down-scaling of critical device dimensions is no longer an affordable 
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option for bulk production of integrated circuits. The chapter was concluded with a 
brief description of the basic mode of operation of the LBJT. 
To perform a thorough investigation of the transport properties of electrons (holes) 
inside a semiconductor device on a microscopic level, we have to be able to solve the 
Boltzmann transport equation (BTE), which provides a fundamental description of the 
semiclassical carrier transport. Our method of solution was by the ensemble Monte 
Carlo method, and its application to device simulation was briefly reviewed in Chapter 
3. 
In Chapter 4 we reported a detailed analysis by Monte Carlo simulation of the 
in-plane electron velocity characteristics of an unstrained layer of Si and of strained 
Si grown on Sio.77Geo.23 and Sio.55Geo.45 virtual substrates. An enhancement of the 
average drift velocity was found when the Si was tensilely strained in the plane. The 
enhancement of velocity is significant at low and intermediate electric fields, but at 
very high fields the velocity saturates to about the same value as unstrained Si. 
I t is well known that the transit time of electrons passing under the gate is an im-
portant factor in determining the frequency response of field-effect transistors. Thus, to 
realise enhanced high-frequency operation, the gate length generally has to be reduced. 
However, for small gate lengths the electron transport does not reach a steady state 
and transient phenomena also become a significant factor in determining the frequency 
response. To investigate such effects, an ensemble Monte Carlo method was used to 
study the transient response to a stepped electric field of electrons in Si and strained 
Si grown on Sio.77Geo.23 and Sio.55Geo.45 virtual substrates. The calculations suggested 
that the mean electron velocity overshoots its saturated value. The peak velocity of 
electrons in strained Si grown on a Sio.55Geo.45 virtual substrate reaches 2 x 10^ ms~^ 
and 2.5 x 10^ ms~^ at electric fields 6 xlO^ Vm~^ and 2 xlO'' Vm~^ respectively. 
The values for the same applied fields for strained Si grown on a Sio.77Geo.23 virtual 
substrate are 1.6 xlO^ ms"^ and 2.2 xlO^ ms~^ 
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Device simulations based on the self-consistent ensemble Monte Carlo method were 
also performed. The devices studied were strained Si/Sii-^Gea; MODFETs with Ge 
fractions of 0.23, 0.25, and 0.45. For depletion mode n-channel Si/Sio.77Geo.23 MOD-
FETs, the effects of varying the gate length LG and the source-gate distance LSG 
were studied. Simulations of the effect of modulating the gate bias were also carried 
out to test the device response and derive the maximum intrinsic bandwidth. The 
highest intrinsic current gain cut-off frequency f j - of 80 ± 10 GHz was obtained for a 
gate length of 0.07 ^m. Also, the simulations of depletion and enhancement n-channel 
Si/Sio.55Geo.45 MODFETs with a gate length of 0.18 fim, whose geometries and doping 
were matched to those investigated experimentally by Gliick et al. [73], showed fair 
agreement with the measured data. Predicted of 60 ± 10 GHz and 90 ± 10 GHz 
were obtained. 
Chapter 5 was devoted to the steady state and transient charge transport in a novel 
silicon-on-insulator lateral bipolar junction transistor. The modelled devices had lat-
eral dimensions and doping densities close to those of the experimental device reported 
by Gomez et al. [94]. Four devices were studied in detail and the effects of junction 
depth and silicon layer thickness were investigated. Substantial advantages in growing 
the Si-bipolar junction transistor on a buried oxide layer were found in terms of higher 
collector current, higher current gain, and higher speed. In addition, a significant 
current leakage via the substrate, found in the conventional all-silicon structure and 
resulting in a low collector current, was eliminated. The common-emitter current gain 
of an SOI-LBJT with a 100 nm oxide layer, 300 nm Si layer, and 75 nm of junction 
depth, was predicted to have an intrinsic cut-off frequency approaching 35 ± 5 GHz. 
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6.2 Suggestions for Further work 
The work in this thesis has concentrated on applying ensemble self-consistent Monte 
Carlo device simulation to the study of carrier transport in n-channel strained Si/SiGe 
MODFETs and npn-SOI LBJTs. There are several ways in which further work could 
be done which would build on the progress to date. 
Several new technologies and new device concepts have been developed in order 
to overcome the physical problems due to the miniaturisation of MOSFETs. As ex-
plained in Chapter 2 the strained Si MOSFET is a promising device for sub-0.1 /xm 
high-speed and low-power CMOS, because of the high electron and hole mobilities 
that can be achieved. For n-channel devices, a relaxed Sii-xGei buffer layer is re-
quired to ensure tensile strain and to provide the conduction band offset in Si/SiGe for 
the confinement of electrons. However dislocation defects are inevitably introduced in 
the epitaxial films, degrading device performance. In addition, the device structures 
normally are not completely compatible with the CMOS standard processes, requiring 
well formation and isolation at high temperature. An alternative is the use of silicon-
on-insulator (SOI) devices. The advantage of using SOI is that parasitic capacitances 
can be significantly reduced, and isolation is straightforward. The unique properties 
of SOI allow low-power and low-voltage operation to be improved [103]. I t is expected 
that SOI-MOSFETs using thin film SOI substrates with low channel dopant could ex-
tend the capabilities of high-speed, sub-100 nm CMOS. Devices that take advantage 
of carrier transport enhancement due to strain and of using SOI are very attractive as 
they might provide an alternative way to avoid the huge investment required for sub 
0.1 [im photolithography system development. 
Recently, a new strained Si MOSFET based on strained Si/SiGe-on insulator (strained-
SOI) substrates has been reported by Mizuno et al. [104]. The demonstrated devices 
provide enhanced drain current compared with SOI-MOSFETs. The electron and hole 
mobilities of the strained-SOI MOSFETs are higher by about 62% and 5% than the 
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conventional bulk Si MOSFETs. The potential impact of new methods of achieving 
strain-induced device performance enhancement should be explored. In addition, high-
field and transient transport properties are expected to dominate the characteristics 
of deep-submicron transistors. To this end, investigation by self-consistent ensemble 
Monte Carlo simulation is the appropriate tool to provide a detailed understanding of 
carrier transport in new device designs. 
Apart from simulating new devices as mentioned above, it would also be interest-
ing to include some additional physical mechanisms into the Monte Carlo transport 
model to provide a more complete description of carrier transport. For example, in 
the SOI LBJT device simulations, the base current includes the current caused by the 
injection of minority-carriers holes into the emitter. Although this is the dominant 
source of base current under most conditions of bias for the npn transistor, a more 
accurate model of the device would include the current due to the recombination of 
injected electrons in the base, and of injected electrons in the emitter-base depletion 
region which can be important at low emitter currents. A possible extension of the 
simulation would be to consider these recombination processes. In addition, the recom-
bination process between electrons and holes at the emitter and S i 0 2 interface could 
be important to determine the emitter current and this surface recombination might 
also be included in the simulation. 
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